- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360770 > ICS843034AYLFT MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS843034AYLFT |
| 英文描述： | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| 中文描述： | 多速率3.3伏，2.5伏的LVPECL頻率合成器 |
| 文件頁數(shù)： | 14/23頁 |
| 文件大小： | 250K |
| 代理商： | ICS843034AYLFT |
843034AY
www.icst.com/products/hiperclocks.html
REV. A JULY 25, 2005
14
Integrated
Circuit
Systems, Inc.
ICS843034
F
EMTO
C
LOCKS
M
ULTI
-R
ATE
3.3V, 2.5V LVPECL F
REQUENCY
S
YNTHESIZER
PRELIMINARY
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS843034 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
, V
, and V
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 2 illustrates how
a 10
Ω
resistor along with a 10
μ
F and a .01
μ
F bypass
capacitor should be connected to each V
CCA
pin.
P
OWER
S
UPPLY
F
ILTERING
T
ECHNIQUES
F
IGURE
2. P
OWER
S
UPPLY
F
ILTERING
10
Ω
V
CCA
10
μ
F
.01
μ
F
3.3V, 2.5V
.01
μ
F
V
CC
A
PPLICATION
I
NFORMATION
Figure 3shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
W
IRING
THE
D
IFFERENTIAL
I
NPUT
TO
A
CCEPT
S
INGLE
E
NDED
LVCMOS/LVTTL L
EVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
CC
= 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLK
nCLK
VCC
F
IGURE
3. S
INGLE
E
NDED
S
IGNAL
D
RIVING
D
IFFERENTIAL
I
NPUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843034AYT | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843071AGI | FEMTOCLOCKS⑩ CRYSTAL-TO- LVPECL CLOCK GENERATOR |
| ICS843071AGILF | FEMTOCLOCKS⑩ CRYSTAL-TO- LVPECL CLOCK GENERATOR |
| ICS843071AGILFT | FEMTOCLOCKS⑩ CRYSTAL-TO- LVPECL CLOCK GENERATOR |
| ICS843071AGIT | FEMTOCLOCKS⑩ CRYSTAL-TO- LVPECL CLOCK GENERATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843034AYT | 制造商:ICS 制造商全稱:ICS 功能描述:MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843051 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR |
| ICS8430-51 | 制造商:ICS 制造商全稱:ICS 功能描述:600MHZ, LOW JITTER LVCMOS/ LVTTL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843051AG | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR |
| ICS843051AGLF | 功能描述:IC CLK GEN GIG ETH LVPECL 8TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。