- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360770 > ICS843034A01 FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER PDF資料下載
參數(shù)資料
| 型號： | ICS843034A01 |
| 英文描述： | FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
| 中文描述： | FEMTOCLOCKS⑩多速率的LVPECL頻率合成器 |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 244K |
| 代理商： | ICS843034A01 |
843034AY-01
www.icst.com/products/hiperclocks.html
REV. C NOVEMBER 28, 2005
3
Integrated
Circuit
Systems, Inc.
ICS843034-01
F
EMTO
C
LOCKS
M
ULTI
-R
ATE
LVPECL F
REQUENCY
S
YNTHESIZER
PRELIMINARY
Nx bits can be hardwired to set the M divider and Nx output
divider to a specific default state that will automatically occur
during power-up. The TEST output is LOW when operating in
the parallel input mode. The relationship between the VCO fre-
quency, the crystal frequency and the M divider is defined as
follows:
fVCO = fxtal x M
P
The M value and the required values of M0 through M5 are shown
in Table 3B to program the VCO Frequency Function Table.
Valid M values for which the PLL will achieve lock for a 25MHz
reference are defined as 20
≤
M
≤
25. The frequency out is de-
fined as follows:
FOUT = fVCO = fxtal x M
N
Serial operation occurs when nP_LOAD is HIGH and S_LOAD
is LOW. The shift register is loaded by sampling the S_DATA
bits with the rising edge of S_CLOCK. The contents of the
shift register are loaded into the M divider and Nx output di-
vider when S_LOAD transitions from LOW-to-HIGH. The M
divide and Nx output divide values are latched on the HIGH-
to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data
at the S_DATA input is passed directly to the M divider and Nx
output divider on each rising edge of S_CLOCK. The serial
mode can be used to program the M and Nx bits and test bits
T1 and T0. The internal registers T0 and T1 determine the state
of the TEST output as follows:
F
UNCTIONAL
D
ESCRIPTION
NOTE: The functional description that follows describes op-
eration using a 25MHz crystal. Valid PLL loop divider values
for different crystal or input frequencies are defined in the In-
put Frequency Characteristics, Table 5, NOTE 1.
The ICS843034-01 features a fully integrated PLL and there-
fore requires no external components for setting the loop band-
width. A fundamental crystal is used as the input to the on-
chip oscillator. The output of the oscillator is fed into the phase
detector. A 25MHz crystal provides a 25MHz phase detector
reference frequency. The VCO of the PLL operates over a
range of 490MHz to 640MHz. The output of the M divider is
also applied to the phase detector.
The phase detector and the M divider force the VCO output fre-
quency to be M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too
high or too low), the PLL will not achieve lock. The output of the
VCO is scaled by a divider prior to being sent to each of the LVPECL
output buffers. The divider provides a 50% output duty cycle.
The ICS843034-01 supports either serial or parallel program-
ming modes to program the M feedback divider and N output
divider. The input divider P can only be changed using the P_DIV
pin. It cannot be changed from the default
÷
1 setting using the
serial interface.
Figure 1
shows the timing diagram for each mode.
In parallel mode, the nP_LOAD input is initially LOW. The data
on the M, NA, and NB inputs are passed directly to the M di-
vider and both N output dividers. On the LOW-to-HIGH transi-
tion of the nP_LOAD input, the data is latched and the M and N
dividers remain loaded until the next LOW transition on
nP_LOAD or until a serial event occurs. As a result, the M and
T1
T0
TEST Output
0
0
LOW
0
1
S_Data, Shift Register Output
1
0
Output of M divider
1
1
CMOS Fout A0
F
IGURE
1. P
ARALLEL
& S
ERIAL
L
OAD
O
PERATIONS
T 1
T0
NB2
NB1 NB0
NA2
NA1
NA0
M8
M7
M6
M5
M4
M3
M2
M1
M0
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
M0:M8, P_DIV,
NA0:NA2, NB0:NB2
nP_LOAD
N x P
S
ERIAL
L
OADING
P
ARALLEL
L
OADING
M, N, P
t
S
t
S
t
H
t
S
t
H
Time
S_LOAD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843034AY-01 | FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
| ICS843034 | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AY | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AYL | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AYLF | MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843034AY | 制造商:ICS 制造商全稱:ICS 功能描述:MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AY-01 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
| ICS843034AY-01LF | 功能描述:IC CLK SYNTHESIZER LVPECL 48LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ICS843034AY-01LFT | 功能描述:IC CLK SYNTHESIZER LVPECL 48LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標準包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS843034AY-01T | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ MULTI-RATE LVPECL FREQUENCY SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。