- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > ICS548G-05T (IDT, Integrated Device Technology Inc)IC CLOCK MULT T1/E1 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS548G-05T |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK MULT T1/E1 16-TSSOP |
| 產(chǎn)品變化通告： | Product Discontinuation 13/May/2009 |
| 標準包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器，扇出緩沖器（分配） |
| PLL： | 帶旁路 |
| 輸入： | 時鐘，晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:12 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 49.152MHz |
| 除法器/乘法器： | 無/是 |
| 電源電壓： | 3.15 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 548G-05T |
ICS548-05
T1/E1 CLOCK MULTIPLIER
CLOCK SYNTHESIZER
IDT T1/E1 CLOCK MULTIPLIER
3
ICS548-05
REV D 091511
Application Information
Series Termination Resistor
Clock output traces should use series termination. To
series terminate a 50
Ω trace (a commonly used trace
impedance), place a 33
Ω resistor in series with the
clock line, as close to the clock output pin as possible.
The nominal impedance of the clock output is 20
Ω.
Decoupling Capacitors
As with any high performance mixed-signal IC, the
ICS548-05 must be isolated from system power supply
noise to perform optimally.
Decoupling capacitors of 0.01F should be connected
between each VDD and GND on pins 3 and 5, as close
to the device as possible Other VDD’s can be
connected to pin 3. If reFOUT is not used, then REFEN
should be connected directly to ground.
Crystal Load Capacitors
If a crystal is used, the device crystal connections
should include pads for capacitors from X1 to ground
and from X2 to ground. These capacitors are used to
adjust the stray capacitance of the board to match the
nominally required crystal load capacitance. To reduce
possible noise pickup, use very short PCB traces (and
no vias) been the crystal and device.
The value of the load capacitors can be roughly
determined by the formula C = 2(CL - 6) where C is the
load capacitor connected to X1 and X2, and CL is the
specified value of the load capacitance for the crystal. A
typical crystal CL is 18pF, so C = 2(18 - 6) = 24pF.
Because these capacitors adjust the stray capacitance
of the PCB, check the output frequency using your final
layout to see if the value of C should be changed. For a
clock input, leave X2 unconnected (floating).
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) Each 0.01F decoupling capacitor should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between decoupling capacitor and VDD pin. The PCB
trace to VDD pin should be kept as short as possible, as
should the PCB trace to the ground via. Distance of the
ferrite bead and bulk decoupling from the device is less
critical.
2) The external crystal should be mounted next to the
device with short traces. The X1 and X2 traces should
not be routed next to each other with minimum spaces,
instead they should be separated and away from other
traces.
3) To minimize EMI and obtain the best signal integrity,
the 33
Ω series termination resistor should be placed
close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers (the ferrite bead and bulk decoupling
capacitor can be mounted on the back). Other signal
traces should be routed away from the ICS548-05. This
includes signal traces just underneath the device, or on
layers adjacent to the ground plane layer used by the
device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS552ARI-01T | IC OSC/MULT/BUFFER OCT 20-SSOP |
| ICS557G-05ALF | IC CLK SOURCE QUAD PCI 20-TSSOP |
| ICS570BT | IC MULTIPLIER/ZDB 8-SOIC |
| ICS570GI-01T | IC MULTIPLIER/ZDB 8-MSOP |
| ICS571MLFT | IC BUFFER ZD LOW PH/NOISE 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS548M03 | 制造商:ICS 功能描述:New |
| ICS548M-03 | 制造商:ICS 制造商全稱:ICS 功能描述:Low Skew Clock Inverter and Divider |
| ICS548M-03T | 制造商:ICS 制造商全稱:ICS 功能描述:Low Skew Clock Inverter and Divider |
| ICS551 | 制造商:ICS 制造商全稱:ICS 功能描述:1 to 4 Clock Buffer |
| ICS551M | 功能描述:IC CLK BUFFER 1:4 160MHZ 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:ClockBlocks™ 標準包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器（分配），多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML，LVCMOS，LVPECL，LVTTL，SSTL 輸出:LVCMOS，LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:- 其它名稱:800-1923-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。