- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄360750 > ICS525-01RT XTAL CER SMT 6X3.5 2PAD PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS525-01RT |
| 英文描述： | XTAL CER SMT 6X3.5 2PAD |
| 中文描述： | 奧斯卡⑩用戶可配置時(shí)鐘 |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大?。?/td> | 70K |
| 代理商： | ICS525-01RT |
ICS525-01/02
OSCaR User Configurable Clock
MDS 525-01/02 I
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126(408) 295-9800tel www.icst.com
2
Revision 071100 Printed 11/13/00
ICS525-01 Pin Descriptions
Pin #
Name
1, 2, 24-28
R5, R6, R0-R4 I(PU) Reference divider word input pins determined by user. Forms a binary number from 0 to 127.
3, 4, 5
S0, S1, S2
I(PU) Select pins for output divider determined by user. See table on page 3.
6, 23
VDD
P
Connect to VDD.
7
X1/ICLK
X1
Crystal connection. Connect to a parallel resonant fundamental crystal, or input clock.
8
X2
X2
Crystal connection. Connect to a crystal, or leave unconnected for clock.
9, 20
GND
P
Connect to ground.
10-18
V0-V8
I(PU) VCO divider word input pins determined by user. Forms a binary number from 0 to 511.
19
PD
I(PU) Power Down. Active low. Turns off entire chip when low. Clock outputs stop low.
21
CLK
O
Output Clock determined by status of R0-R6, V0-V8, S0-S2 and input frequency.
22
REF
O
Reference output. Buffered crystal oscillator (or clock) output.
Type Description
ICS525-01
ICS525-02
Key: I(PU) = Input with internal pull-up resistor; X1, X2 = Crystal connections; O = Output;
P = Power supply connection
ICS525-02 Pin Descriptions
Pin #
1, 2, 24-28
3, 4, 5
6, 23
7
8
9, 20
10-18
19
21
22
Name
R5, R6, R0-R4 I(PU) Reference divider word input pins determined by user. Forms a binary number from 0 to 127.
S0, S1, S2
I(PU) Select pins for output divider determined by user. See table on page 3.
VDD
P
Connect to VDD.
X1/ICLK
X1
Crystal connection. Connect to a parallel resonant fundamental crystal, or input clock.
X2
X2
Crystal connection. Connect to a crystal, or leave unconnected for clock.
GND
P
Connect to ground.
V0-V8
I(PU) VCO divider word input pins determined by user. Forms a binary number from 0 to 511.
PDTS
I(PU) Power Down and Tri-state. Active low. Turns off entire chip and tri-states the outputs when low.
CLK
O
Output Clock determined by status of R0-R6, V0-V8, S0-S2 and input frequency.
REF
O
Reference output. Buffered crystal oscillator (or clock) output.
Type Description
R4
R3
S2
X1/ICLK
PD
V8
V7
R0
VDD
REF
CLK
GND
VDD
GND
R1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15
20
19
17
18
25
24
23
22
21
26
27
28
V2
V3
X2
V4
R2
V6
V5
R5
R6
S0
S1
V0
V1
R4
R3
X2
VDD
X1/ICLK
GND
V0
REF
CLK
GND
PDTS
V8
V7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15
20
19
17
18
25
24
23
22
21
26
27
28
V2
V3
V4
VDD
R2
R1
R0
V6
V5
R5
R6
S0
S1
V1
S2
Pin Assignments
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS525R-02IT | OSCaR⑩ User Configurable Clock |
| ICS525R-02I | OSCaR⑩ User Configurable Clock |
| ICS527-01 | Clock Slicer⑩ User Configurable Zero Delay Buffer |
| ICS527R-01 | Inductor; Inductor Type:Power; Inductance:100uH; Inductance Tolerance:+/- 25 %; Series:CTX; Package/Case:PCB Surface Mount; Core Material:Amorphous Metal; Current, lt rms Parallel:0.75A; Current, lt rms Series:0.38A RoHS Compliant: Yes |
| ICS527R-01I | Clock Slicer⑩ User Configurable Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS525-02 | 制造商:ICS 制造商全稱:ICS 功能描述:User Configurable Clock |
| ICS525-03 | 制造商:ICS 制造商全稱:ICS 功能描述:PECL Input OSCaR-TM USER Configurable Clock |
| ICS525-04 | 制造商:ICS 制造商全稱:ICS 功能描述:OSCaR-TM User Configurable PECL Clock |
| ICS5250708 | 制造商:ICS 制造商全稱:ICS 功能描述:LVCMOS User Configurable Clock |
| ICS525-11 | 制造商:ICS 制造商全稱:ICS 功能描述:User Configurable Clock |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。