參數資料
型號: ICS1893BKILFT
廠商: IDT, Integrated Device Technology Inc
文件頁數: 51/133頁
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 56-VQFN
標準包裝: 1
系列: PHYceiver™
類型: PHY 收發(fā)器
規(guī)程: MII
電源電壓: 3.14 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤
供應商設備封裝: 56-VFQFP-EP(8x8)
包裝: 標準包裝
產品目錄頁面: 1252 (CN2011-ZH PDF)
其它名稱: 800-1795-6
ICS1893BF, Rev. F, 5/13/10
May, 2010
24
Chapter 5 Interface Overviews
ICS1893BF Data Sheet - Release
Copyright 2009, IDT, Inc.
All rights reserved.
5.1 MII Data Interface
The ICS1893BF’s MAC Interface is the Media Independent Interface (MII) operating at either 10 Mbps or
100 Mbps. The ICS1893BF MAC Interface is configured for the MII Data Interface mode, data is transferred
between the PHY and the MAC as framed, 4-bit parallel nibbles. In addition, the interface also provides
status and control signals to synchronize the transfers.
The ICS1893BF provides a full complement of the ISO/IEC-specified MII signals. Its MII has both a transmit
and a receive data path to synchronously exchange 4 bits of data (that is, nibbles).
The ICS1893BF’s MII transmit data path includes the following:
– A data nibble, TXD[3:0]
– A transmit data clock to synchronize transfers, TXCLK
– A transmit enable signal, TXEN
– The TXER pin is not available on the ICS1893BF
The ICS1893BF’s MII receive data path includes the following:
– A separate data nibble, RXD[3:0]
– A receive data clock to synchronize transfers, RXCLK
– A receive data valid signal, RXDV
Both the MII transmit clock and the MII receive clock are provided to the MAC/Reconciliation sublayer by
the ICS1893BF (that is, the ICS1893BF sources the TXCLK and RXCLK signals to the MAC).
Clause 22 also defines as part of the MII a Carrier Sense signal (CRS) and a Collision Detect signal (COL).
The ICS1893BF is fully compliant with these definitions and sources both of these signals to the MAC.
When operating in:
Half-duplex mode, the ICS1893BF asserts the Carrier Sense signal when data is being either transmitted
or received. While operating in half-duplex mode, the ICS1893BF also asserts its Collision Detect signal
to indicate that data is being received while a transmission is in progress.
Full-duplex mode, the ICS1893BF asserts the Carrier Sense signal only when receiving data and forces
the Collision Detect signal to remain inactive.
As mentioned in Section 4.1.1.3, “Hot Insertion”, the ICS1893BF design allows hot insertion of its MII. That
is, it is possible to connect its MII to a MAC when power is already applied to the MAC. To support this
functionality, the ICS1893BF isolates its MII signals and tri-states the signals on all Twisted-Pair Transmit
pins (TP_TXP and TP_TXN) during a power-on reset. Upon completion of the reset process, the
ICS1893BF enables its MII and enables its Twisted-Pair Transmit signals.
相關PDF資料
PDF描述
ADV7180BST48Z IC VID DECOD SDTV 10BIT 48LQFP
AD9889BBBCZ-80 TRANSMITTER HDMI/DVI 76-CSPBGA
AD8325ARUZ IC LN DVR CATV FINE-STEP 28TSSOP
MAX3430EPA+ IC TXRX RS-485 3.3V 8-DIP
VI-BWM-IV-F3 CONVERTER MOD DC/DC 10V 150W
相關代理商/技術參數
參數描述
ICS1893BKIT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1893BKLF 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1893BKLFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1893BKT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:PHYceiver™ 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1893BRIEF 制造商:ICS 制造商全稱:ICS 功能描述:3.3-V 10Base-T/100Base-TX Integrated PHYceiver