參數(shù)資料
型號(hào): ICS1893AFILFT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 120/136頁
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 48-SSOP
標(biāo)準(zhǔn)包裝: 1,000
系列: PHYceiver™
類型: PHY 收發(fā)器
規(guī)程: MII
電源電壓: 3.14 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 48-BSSOP(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 48-SSOP
包裝: 帶卷 (TR)
其它名稱: 1893AFILFT
ICS1893AF, Rev D 10/26/04
October, 2004
84
Chapter 8
Management Register Set
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
8.11
Register 16: Extended Control Register
Table 8-16 lists the bits for the Extended Control Register, which the ICS1893AF provides to allow an STA
to customize the operations of the device.
Note:
1.
For an explanation of acronyms used in Table 8-16, see Chapter 1, “Abbreviations and Acronyms”.
2.
During any write operation to any bit in this register, the STA must write the default value to all
Reserved bits.
The default is the state of this pin at reset.
Table 8-16.
Extended Control Register (register 16 [0x10])
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
16.15
Command Override Write
enable
Disabled
Enabled
RW
SC
0
16.14
ICS reserved
Read unspecified
RW/0
0
16.13
ICS reserved
Read unspecified
RW/0
0
16.12
ICS reserved
Read unspecified
RW/0
0
16.11
ICS reserved
Read unspecified
RW/0
0
16.10
PHY Address Bit 4
For a detailed explanation of this bit’s operation,
see Section 6.5, “Status Interface”.
RO
P4RD
16.9
PHY Address Bit 3
For a detailed explanation of this bit’s operation,
see Section 6.5, “Status Interface”.
RO
P3TD
16.8
PHY Address Bit 2
For a detailed explanation of this bit’s operation,
see Section 6.5, “Status Interface”.
RO
P2LI
16.7
PHY Address Bit 1
For a detailed explanation of this bit’s operation,
see Section 6.5, “Status Interface”.
RO
P1CL
16.6
PHY Address Bit 0
For a detailed explanation of this bit’s operation,
see Section 6.5, “Status Interface”.
RO
P0AC
16.5
Stream Cipher Test Mode
Normal operation
Test mode
RW
0
16.4
ICS reserved
Read unspecified
RW/0
16.3
NRZ/NRZI encoding
NRZ encoding
NRZI encoding
RW
1
8
16.2
Transmit invalid codes
Disabled
Enabled
RW
0
16.1
ICS reserved
Read unspecified
RW/0
0
16.0
Stream Cipher disable
Stream Cipher enabled Stream Cipher disabled
RW
0
相關(guān)PDF資料
PDF描述
IDT72V845L15PF IC FIFO SYNC 4096X18 128QFP
IDT72845LB15PF IC FIFO SYNC DL 4096X18 128TQFP
IDT5V5206DCGI8 TXRX 1CH M-LVDS TO LVTTL 8-SOIC
IDT72805LB25BG8 IC FIFO SYNC DUAL 256X18 121BGA
MS3101F20-3S CONN RCPT 3POS FREE HNG W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1893AFIT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
ICS1893AFLF 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:RS422,RS485 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOICN 包裝:剪切帶 (CT) 其它名稱:ISL31470EIBZ-T7ACT
ICS1893AFLFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1893AFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
ICS1893AG 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM