- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384478 > ICL8052A (Intersil Corporation) Precision 4 1/2 Digit, A/D Converter PDF資料下載
參數(shù)資料
| 型號： | ICL8052A |
| 廠商： | Intersil Corporation |
| 英文描述： | Precision 4 1/2 Digit, A/D Converter |
| 中文描述： | 精密4 1 / 2位，A / D轉(zhuǎn)換 |
| 文件頁數(shù)： | 8/23頁 |
| 文件大小： | 582K |
| 代理商： | ICL8052A |
8
Zero-Crossing Flip-Flop
Figure 4 shows the problem that the zero-crossing F/F is
designated to solve.
The integrator output is approaching the zero-crossing point
where the count will be latched and the reading displayed.
For a 20,000 count instrument, the ramp is changing
approximately 0.50mV per clock pulse (10V Max integrator
output divided by 20,000 counts). The clock pulse
feedthrough superimposed upon this ramp would have to be
less than 100mV peak to avoid causing significant errors.
The flip-flop interrogates the data once every clock pulse
after the transients of the previous clock pulse and half-clock
pulse have died down. False zero-crossings caused by clock
pulses are not recognized. Of course, the flip-flop delays the
true zero-crossing by one count in every instance, and if a
correction were not made, the display would always be one
count too high. Therefore, the counter is disabled for one
clock pulse at the beginning of phase 3. This one count
delay compensates for the delay of the zero crossing flip-
flop, and allows the correct number to be latched into the
display. Similarly, a one count delay at the beginning of
phase 1 gives an overload display of 0000 instead of 0001.
No delay occurs during phase 2, so that true ratiometric
readings result.
Detailed Description
Digital Section
The 71C03 includes several pins which allow it to operate
conveniently in more sophisticated systems. These include:
4-1/2 / 3-1/2 (PIN 2)
When high (or open) the internal counter operates as a full
4
1
/
2
decade counter, with a complete measurement cycle
requiring 40,002 counts. When held low, the least significant
decade is cleared and the clock is fed directly into the next
decade. A measurement cycle now requires only 4,0002
clock pulses. All 5 digit drivers are active in either case, with
each digit lasting 200 counts with Pin 2 high (4
1
/
2
digit) and
20 counts for Pin 2 low (3
1
/
2
digit).
FIGURE 3. CONVERSION TIMING
POLARITY
DETECTED
ZERO CROSSING
OCCURS
ZERO CROSSING
DETECTED
DEINT PHASE III
INT PHASE II
AZ PHASE I
AZ
INTEGRATOR
OUTPUT
CLOCK
INTERNAL LATCH
BUSY OUTPUT
NUMBER OF COUNTS TO ZERO CROSSING
PROPORTIONAL TO V
IN
AFTER ZERO CROSSING,
ANALOG SECTION WILL
BE IN AUTOZERO
CONFIGURATION
COUNTS
PHASE I
PHASE II
PHASE III
4
1
/
2
DIGIT
3
1
/
2
DIGIT
10,001
10,000
20,001
1,001
1,000
2,001
FIGURE 4. INTEGRATOR OUTPUT NEAR ZERO-CROSSING
TRUE ZERO
CROSSING
CLOCK
PULSE
FEEDTHROUGH
FALSE ZERO
CROSSING
ICL8052A/ICL71C03, ICL8068A/ICL71C03
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL8068A | Precision 4 1/2 Digit, A/D Converter |
| ICL8068 | Precision 4 1/2 Digit, A/D Converter |
| ICL8068ACDD | 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter |
| ICL8068CDD | 14-Bit/16-Bit, Microprocessor- Compatible, 2-Chip, A/D Converter |
| ICL71C03 | Precision 4 1/2 Digit, A/D Converter(精密4 1/2 位A/D轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICL8052ACDD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ICL8052ACPD | 制造商:Harris Corporation 功能描述: |
| ICL8052CDD | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Data Acquisition |
| ICL8052CDL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| ICL8052CJD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。