參數(shù)資料
型號(hào)： IBM25NPE405L-3FA200C
廠商： APPLIEDMICRO INC
元件分類(lèi)： 微控制器/微處理器
英文描述： PowerNP
中文描述： 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324
封裝： 23 X 23 MM, PLASTIC, EBGA-324
文件頁(yè)數(shù)： 34/54頁(yè)
文件大?。?/td> 460K
代理商： IBM25NPE405L-3FA200C
Preliminary
PowerNP NPe405L Embedded Processor Data Sheet
32
Signal Functional Description
(Part 1 of 6)
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-up and Pull-down Resistors” on page 30 for recommended termination values.
3. Must pull down. See “Pull-up and Pull-down Resistors” on page 30 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Peripheral Bus Control Signals” on page 31.
Signal Name
Description
I/O
Type
Notes
HDLCEX Interface
HDLCEXTxClk
Transmit Clock
I
3.3V LVTTL
HDLCEXTxFS
Transmit Frame Synchronization
I
3.3V LVTTL
HDLCEXTxDataA
Transmit Data port A
O
3.3V LVTTL
HDLCEXTxDataB
Transmit Data port B
O
3.3V LVTTL
HDLCEXRxClk
Receive Clock
I
3.3V LVTTL
HDLCEXRxFS
Receive Frame Synchronization
I
3.3V LVTTL
HDLCEXRxDataA
Receive Data port A
I
3.3V LVTTL
HDLCEXRxDataB
Receive Data port B
I
3.3V LVTTL
[HDLCEXTxEnA]
Transmit Enable port A
O
5V tolerant
3.3V LVTTL
[HDLCEXTxEnB]
Transmit Enable port B
O
5V tolerant
3.3V LVTTL
Ethernet Interface
EMC0MDClk
Management Data Clock. The MDClk is sourced to the
PHY. Management information is transferred
synchronously with respect to this clock (MII, RMII, and
SMII).
O
3.3V LVTTL
EMC0MDIO
Management Data Input/Output is a bidirectional signal
between the Ethernet controller and the PHY. It is used to
transfer control and status information (MII, RMII, and
SMII).
I/O
5V tolerant
3.3V LVTTL
1, 4
EMC0TxD0[EMC0Tx0D0][EMC0Tx0D]
EMC0TxD1[EMC0Tx0D1][EMC0Tx1D]
EMC0TxD2[EMC0Tx1D0]
EMC0TxD3[EMC0Tx1D1]
Transmit Data. A nibble wide data bus towards the net.
The data is synchronous with PHY0TxClk
(MII 0[RMII 0, 1][SMII 0, 1]).
O
3.3V LVTTL
EMC0TxEn[EMC0Tx0En][EMC0Sync]
Transmit Enable. This signal is driven by EMAC2 to the
PHY. Data is valid during the active state of this signal.
Deassertion of this signal indicates end of frame
transmission. This signal is synchronous with PHYTxClk
(MII 0[RMII 0]).
or
SMII Sync.
O
3.3V LVTTL
EMC0TxErr[EMC0Tx1En]
Transmit Error. This signal is generated by the Ethernet
controller, is connected to the PHY and is synchronous
with the PHY0TxClk. It informs the PHY that an error was
detected (MII 0).
or
Transmit Enable [RMII 1].
O
3.3V LVTTL
相關(guān)PDF資料
PDF描述
IBM25NPE405L-3FA200CZ PowerNP
IBM25NPE405L-3FA266C PowerNP
IBM25NPE405L-3FA266CZ PowerNP
IC41LV16105 1M X 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE
IC41LV16105-50K 1M X 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25NPE405L-3FA200CZ 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA266C 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA266CZ 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25PPC403GAJC33C1 制造商:IBM 功能描述:
IBM25PPC405CR-3BC200C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|316PIN|PLASTIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*