參數(shù)資料
型號: IBM25NPE405L-3FA133CZ
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerNP
中文描述: 32-BIT, 133 MHz, RISC PROCESSOR, PBGA324
封裝: 23 X 23 MM, PLASTIC, EBGA-324
文件頁數(shù): 53/54頁
文件大?。?/td> 460K
代理商: IBM25NPE405L-3FA133CZ
Preliminary
PowerNP NPe405L Embedded Processor Data Sheet
51
Initialization
The following describes the method by which initial chip settings are established when a system reset occurs.
Strapping
While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable default initial
conditions prior to NPe405L start-up. The actual capture instant is the nearest SysClk edge before the
deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0)
resistors to select the desired default conditions. The recommended pull-up is 3k
to +3.3V or 10k
to +5V,
the recommended pull-down is 1k
to GND.These pins are used for strap functions only during reset. They
are used for other signals during normal operation. The following table lists the strapping pins along with their
functions and strapping options.
Strapping Pin Assignments
Function
Option
Ball Strapping
EXT_BootW
Width of boot device on EBC data bus
Y21
(UART1_Tx)
8 bits
0
16 bits
1
ZMII_Mode
Ethernet ZMII mode
V21
(UART1_RTS)
U20
(UART1_DTR)
MII mode
0
0
SMII mode
0
1
RMII 10 Mbps mode
1
0
RMII 100 Mbps mode
1
1
相關PDF資料
PDF描述
IBM25NPE405L-3FA200C PowerNP
IBM25NPE405L-3FA200CZ PowerNP
IBM25NPE405L-3FA266C PowerNP
IBM25NPE405L-3FA266CZ PowerNP
IC41LV16105 1M X 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE
相關代理商/技術參數(shù)
參數(shù)描述
IBM25NPE405L-3FA200C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA200CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA266C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA266CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25PPC403GAJC33C1 制造商:IBM 功能描述: