- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384476 > I5216SI (WINBOND ELECTRONICS CORP) 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC PDF資料下載
參數(shù)資料
| 型號： | I5216SI |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 音頻合成 |
| 英文描述： | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| 中文描述： | 960 SEC, SPEECH SYNTHESIZER WITH RCDG, PDSO28 |
| 封裝： | 0.300 INCH, PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 71/83頁 |
| 文件大?。?/td> | 758K |
| 代理商： | I5216SI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
I5216 SERIES
Advanced Information
PRELIMINARY
Publication Release Date: November 30, 2001
- 71
Revision A1
I
2
C PROTOCOL
Since the I
2
C protocol allows multiple devices on the bus, each device must have an address. This
address is known as a “Slave Address”. A Slave Address consists of 7 bits, followed by a single bit that
indicates the direction of data flow. This single bit is 1 for a Write cycle, which indicates the data is
being sent from the current bus master to the device being addressed. This single bit is a 0 for a Read
cycle, which indicates that the data is being sent from the device being addressed to the current bus
master.
Before any data is transmitted on the I
2
C interface, the current bus master must address the slave it
wishes to transfer data to or from. The Slave Address is always sent out as the 1
byte following the
Start Condition sequence. An example of a Master transmitting an address to a ISD5216 slave is
shown below. In this case, the Master is writing data to the slave and the R/W bit is “0”, i.e. a Write
cycle. All the bits transferred are from the Master to the Slave, except for the indicated Acknowledge
bits.
Master Transmits to Slave Receiver (Write) Mode
S
W A
A
A
A
P
SLAVE ADDRESS
COMMAND BYTE
High ADDR. BYTE
Low ADDR. BYTE
acknowledgement
from slave
acknowledgement
from slave
acknowledgement
from slave
acknowledgement
from slave
R/W
Start Bit
Stop Bit
A common procedure in the ISD5116 is the reading of the Status Bytes. The Read Status condition in
the ISD5216 is triggered when the Master addresses the chip with its proper Slave Address,
immediately followed by the R/W bit set to a “0” and without the Command Byte being sent. This is an
example of the Master sending to the Slave, immediately followed by the Slave sending data back to
the Master. The “N” not-acknowledge cycle from the Master ends the transfer of data from the Slave.
Master Reads from Slave immediately after first byte (Read Mode)
R/W
From
Master
Start Bit
From
Master
Stop Bit
From
Master
acknowledgement
from slave
acknowledgement
from Master
not-acknowledged
from Master
acknowledgement
from Master
From Master
From Slave
From Slave
From Slave
S
R
A
A
A
N
P
Low ADDR BYTE
SLAVE ADDRESS
STATUS WORD
High ADDR. BYTE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| I5216X | 8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I7032 | 200 Mbps Laser-Diode Driver |
| I7032-EN | 200 Mbps Laser-Diode Driver |
| I7032-ET | 200 Mbps Laser-Diode Driver |
| I7110 | 300 Mbps LED Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| I5216X | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 TO 16 MINUTE VOICE RECORD/PLAYBACK SYSTEM WITH INTEGRATED CODEC |
| I521-7J3-20.000 | 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Surface Mount Oscillator, TCXO, TCVCXO Metal Package, 11 mm x 18 mm |
| I521-7J5-20.000 | 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Surface Mount Oscillator, TCXO, TCVCXO Metal Package, 11 mm x 18 mm |
| I521-7O3-20.000 | 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Surface Mount Oscillator, TCXO, TCVCXO Metal Package, 11 mm x 18 mm |
| I521-7O5-20.000 | 制造商:ILSI 制造商全稱:ILSI America LLC 功能描述:Surface Mount Oscillator, TCXO, TCVCXO Metal Package, 11 mm x 18 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。