參數(shù)資料
型號： HYS72D64500GR-7-B
廠商： INFINEON TECHNOLOGIES AG
英文描述： Registered DDR SDRAM-Modules
中文描述： 注冊DDR SDRAM內(nèi)存模塊
文件頁數(shù)： 38/39頁
文件大?。?/td> 1036K
代理商： HYS72D64500GR-7-B
HYS72D[128/64/32]5[00/20/21]GR–[7F/7/8]-B
Registered DDR SDRAM-Modules
Application Note
Data Sheet
38
Rev. 1.03 2004-01
Self Refresh Exit (RESET low, clocks running) — Optional
1. The system applies valid logic levels to the data inputs of the register (address and controls at the DIMM
connector). CKE must be maintained low and all other inputs should be driven to a known state. In general
these commands can be determined by the system designer. One option is to apply an SDRAM ‘NOP’
command (with CKE low), as this is the first command defined by the Self Refresh Exit sequence (ideally this
would be a ‘NOP Deselect’ command). A second option is to apply low levels on all of the register inputs to be
consistent with the state of the register outputs.
2. The system switches RESET to a logic 'high' level.
The SDRAM is now functional and prepared to receive commands. Since the RESET signal is asynchronous,
it does not need to be tied to a particular clock edge (during this period, register inputs must continue to remain
stable).
3. The system must maintain stable register inputs until normal register operation is attained.
The registers have an activation time that allows the clock receivers, input receivers, and output drivers
sufficient time to be turned on and become stable. During this time the system must maintain the valid logic
levels described in Step 1. It is also a functional requirement that the registers maintain a low state at the CKE
outputs in order to guarantee that the DDR SDRAMs continue to receive a low level on CKE. This activation
time, from asynchronous switching of RESET from low to high, until the registers are stable and ready to accept
an input signal, is t (ACT ) as specified in the register and DIMM documentation.
4. The system can begin JEDEC defined DDR SDRAM Self Refresh Exit Procedure.
Self Refresh Entry/Exit (RESET high, clocks running) — Optional
As this sequence does not involve the use of the RESET function, the JEDEC standard SDRAM specification
explains in detail the method for entering and exiting Self Refresh for this case.
Self Refresh Entry (RESET high, clocks powered off) — Not Permissible
In order to maintain a valid low level on the register output, it is required that either the clocks be running and the
system drive a low level on CKE, or the clocks are powered off and RESET is asserted low according to the
sequence defined in this application note
.
In the case where RESET remains high and the clocks are powered off,
the PLL drives a High-Z clock input into the register clock input. Without the low level on RESET an unknown DIMM
state will result.
相關(guān)PDF資料
PDF描述
HYS72D128520GR-7-B Registered DDR SDRAM-Modules
HYS72D128520GR-7F-B Connector Wall Plate; Color:Almond; Leaded Process Compatible:Yes; No. of Ports:2 RoHS Compliant: Yes
HYS72D128521GR-7-B Connector Wall Plate; Color:Electric White; Leaded Process Compatible:Yes; No. of Ports:4 RoHS Compliant: Yes
HYS72D32500GR-8-B Registered DDR SDRAM-Modules
HYS72D64500GR-8-B Registered DDR SDRAM-Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72D64500GR-7F-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Low Profile Registered DDR-I SDRAM-Modules
HYS72D64500GR-8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module
HYS72D64500GR-8-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?512MB (64Mx72) PC1600 1-bank?
HYS72D64500GR-8-B 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Registered DDR SDRAM-Modules
HYS72T128000GR 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered Memory Modules
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*