參數(shù)資料
型號: HY64LD16322M
英文描述: x16|2.5(VDD)2.5(VDDQ)V|85|Pseudo SRAM - 32M
中文描述: x16 | 2.5(VDD)在2.5(提供VDDQ)V | 85 |偽靜態(tài)存儲器- 32M的
文件頁數(shù): 7/11頁
文件大?。?/td> 348K
代理商: HY64LD16322M
HY64LD16162M Series
7
Revision 1.7
March. 2002
Notes :
1. Read Cycle occurs whenever a high on the /WE and /OE is low, while /UB and/or /LB and /CS1 and CS2 are in active status.
2. /OE = V
IL
3. tCHZ, tBHZ and tOHZ are defined as the time at which the outputs achieve the high impedance state and tOLZ,tBLZ and tCLZ
are defined as the time at which the outputs achieve the low impedance state.
These are not referenced to output voltage levels.
4. /CS1 in high for the standby, low for active.
/UB and /LB in high for the standby, low for active.
TIMING DIAGRAM
READ CYCLE 1 ( Note 1, 4 )
ADD
/CS1
CS2
/UB, /LB
/OE
Data Out
High-Z
Vih
tRC
tAA
tACS
tBA
tOE
tOLZ
(3)
tBLZ
(3)
tCLZ
(3)
tOH
tCHZ
(3)
tBHZ
(3)
tOHZ
(3)
Data Valid
READ CYCLE 2 ( Note 1, 2, 4 )( CS2=Vih )
ADD
Data Out
Data Valid
tRC
Previous Data
tOH
tAA
tOH
READ CYCLE 3 ( Note 1, 2, 4 )( CS2=Vih )
/CS1
/UB, /LB
Data Out
Data Valid
High-Z
tCLZ
(3)
tACS
tCHZ
(3)
相關(guān)PDF資料
PDF描述
HY64LD16322M-DF85E PSEUDO-STATIC RAM|2MX16|CMOS|BGA|48PIN|PLASTIC
HY64LD16322M-DF85I PSEUDO-STATIC RAM|2MX16|CMOS|BGA|48PIN|PLASTIC
HY64UD16162M x16|3.0(VDD)3.0(VDDQ)V|70/85|Pseudo SRAM - 16M
HY64UD16162M-DF70C PSEUDO-STATIC RAM|1MX16|CMOS|BGA|48PIN|PLASTIC
HY64UD16162M-DF70E PSEUDO-STATIC RAM|1MX16|CMOS|BGA|48PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY64LD16322M-DF85E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PSEUDO-STATIC RAM|2MX16|CMOS|BGA|48PIN|PLASTIC
HY64LD16322M-DF85I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PSEUDO-STATIC RAM|2MX16|CMOS|BGA|48PIN|PLASTIC
HY64SD16162B 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1M x 16 bit Low Low Power 1T/1C Pseudo SRAM
HY64SD16162B-DF85E 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1M x 16 bit Low Low Power 1T/1C Pseudo SRAM
HY64SD16162B-DF85I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1M x 16 bit Low Low Power 1T/1C Pseudo SRAM