參數(shù)資料
型號: HY5V58BF
英文描述: 32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
中文描述: 32Mx8 | 3.3 | 8K的| H/8/P/S |特別提款權(quán)的SDRAM - 256M
文件頁數(shù): 6/9頁
文件大小: 236K
代理商: HY5V58BF
Rev. 0.2/Jun 02 7
HY5V52CF
AC CHARACTERISTICS
I
(AC operating conditions unless otherwise noted)
Note :
1.Assume tR / tF (input rise and fall time ) is 1ns
2.Access times to be measured with input signals of 1v/ns edge rate, 0.8v to 2.0v
3.
Data-out hold time to be measured under 30pF load condition, without Vt termination
Parameter
Symbol
-8
-P
-S
Unit Note
Min
Max
Min
Max
Min
Max
System clock
cycle time
CAS Latency = 3
tCK3
8
1000
10
1000
10
1000
ns
CAS Latency = 2
tCK2
-10
10
12
ns
Clock high pulse width
tCHW
3
-
3
-
3
-
ns
1
Clock low pulse width
tCLW
3
-
3
-
3
-
ns
1
Access time from
clock
CAS Latency = 3
tAC3
-
6
-
6
-
6
ns
2
CAS Latency = 2
tAC2
-
6
-
6
-
6
ns
Data-out hold time
tOH
2
-
2
-
2
-
ns
3
Data-Input setup time
tDS
2
-
2
-
2
-
ns
1
Data-Input hold time
tDH
1
-
1
-
1
-
ns
1
Address setup time
tAS
2
-
2
-
2
-
ns
1
Address hold time
tAH
1
-
1
-
1
-
ns
1
CKE setup time
tCKS
2
-
2
-
2
-
ns
1
CKE hold time
tCKH
1
-
1
-
1
-
ns
1
Command setup time
tCS
2
-
2
-
2
-
ns
1
Command hold time
tCH
1
-
1
-
1
-
ns
1
CLK to data output in low Z-time
tOLZ
1
-
1
-
1
-
ns
CLK to data output
in high Z-time
CAS Latency = 3
tOHZ3
-
6
-
6
-
6
ns
CAS Latency = 2
tOHZ2
-
6
-
6
-
6
ns
相關(guān)PDF資料
PDF描述
HY5V58BLF 32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V62CF 2Mx32|3.3V|4K|7|SDR SDRAM - 64M
HY5V62CF-7 x32 SDRAM
HY5V62CF-S x32 SDRAM
HY5V66GF 4Mx16|3.3V|4K|H|SDR SDRAM - 64M
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5V58BLF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32Mx8|3.3V|8K|H/8/P/S|SDR SDRAM - 256M
HY5V62CF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2Mx32|3.3V|4K|7|SDR SDRAM - 64M
HY5V62CF-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM
HY5V62CF-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM
HY5V66EF6 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O