- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385420 > HY57V283220(L)T(P)-7 (Hynix Semiconductor Inc.) 4 Banks x 1M x 32Bit Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | HY57V283220(L)T(P)-7 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 4 Banks x 1M x 32Bit Synchronous DRAM |
| 中文描述： | 4銀行× 1米x 32Bit的同步DRAM |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 913K |
| 代理商： | HY57V283220(L)T(P)-7 |
Rev. 0.9 / July 2004
9
HY57V283220(L)T(P) / HY5V22(L)F(P)
AC CHARACTERISTICS I
(AC operating conditions unless otherwise noted)
Note :
1.Assume tR / tF (input rise and fall time ) is 1ns
2.Access times to be measured with input signals of 1v/ns edge rate, 0.8v to 2.0v
3.Data-out hold time to be measured under 30pF load condition, without Vt termination
Parameter
Symbol
-5
-55
-6
-7
-H
-8
-P
-S
Unit Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
System clock
cycle time
CAS Latency = 3
tCK3
5
1000
5.5
1000
6
1000
7
1000
7.5
1000
8
1000
10
1000
10
1000
ns
CAS Latency = 2
tCK2
10
10
10
10
10
-10
10
12
ns
Clock high pulse width
tCHW
2
-
2.25
-
2.5
-
3
-
3
-
3
-
3
-
3
-
ns
1
Clock low pulse width
tCLW
2
-
2.25
-
2.5
-
3
-
3
-
3
-
3
-
3
-
ns
1
Access time from
clock
CAS Latency = 3
tAC3
-
4.5
-
5
-
5.5
-
5.5
-
5.5
-
6
-
6
-
6
ns
2
CAS Latency = 2
tAC2
-
6
-
6
-
6
-
6
-
6
-
6
-
6
-
6
ns
Data-out hold time
tOH
1.5
-
2
-
2
-
2
-
2
-
2
-
2
-
2
-
ns
3
Data-Input setup time
tDS
1.5
-
1.5
-
1.5
-
1.75
-
1.75
-
2
-
2
-
2
-
ns
1
Data-Input hold time
tDH
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
1
Address setup time
tAS
1.5
-
1.5
-
1.5
-
1.75
-
1.75
-
2
-
2
-
2
-
ns
1
Address hold time
tAH
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
1
CKE setup time
tCKS
1.5
-
1.5
-
1.5
-
1.75
-
1.75
-
2
-
2
-
2
-
ns
1
CKE hold time
tCKH
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
1
Command setup time
tCS
1.5
-
1.5
-
1.5
-
1.75
-
1.75
-
2
-
2
-
2
-
ns
1
Command hold time
tCH
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
1
CLK to data output in low Z-time
tOLZ
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
ns
CLK to data output
in high Z-time
CAS Latency = 3
tOHZ3
-
4.5
-
5
-
5.5
-
5.5
-
5.5
-
6
-
6
-
6
ns
CAS Latency = 2
tOHZ2
-
6
-
6
-
6
-
6
-
6
-
6
-
6
-
6
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY57V283220(L)T(P)-8 | 4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V28820HCLT-6I | 4Banks x 4M x 8bits Synchronous DRAM |
| HY57V28820HCLT-8I | 4Banks x 4M x 8bits Synchronous DRAM |
| HY57V28820HCLT-HI | 4Banks x 4M x 8bits Synchronous DRAM |
| HY57V28820HCLT-KI | 4Banks x 4M x 8bits Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY57V283220LTP-7 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-8 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-H | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-S | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。