- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385405 > HT82V842 (Holtek Semiconductor Inc.) CCD CDS/PGA/10b-20M-ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | HT82V842 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | CCD CDS/PGA/10b-20M-ADC |
| 中文描述： | 防治荒漠化公約CDS/PGA/10b-20M-ADC |
| 文件頁(yè)數(shù)： | 6/18頁(yè) |
| 文件大?。?/td> | 161K |
| 代理商： | HT82V842 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
HT82V842
Rev. 1.00
6
July 15, 2004
Black Level Calibration Timing
#
9 9 !
$
:
!
! #
#
9 9 !
$
:
"
! #
;
$
,
0
$
"
! #
$
High-speed Black Level Cancellation
The HT82V842 has a high speed black level cancella-
tion function, which by means of a register setting en-
hances the settling speed within a fixed period from
access to the serial interface. It increases the gain of the
setting DAC within a fixed period and in turn increases
the charge/discharge current to the OBCAP capacitor.
The Mode 3 register D3 to D0 data controls the black
level boost function. The default setting is always low
gain (D3~D0=5 b0). By setting the register D2~D0, the
gain becomes high by 1 to 7 times that of the OBP pulse
period after any access to the serial interface. After that
period, the gain returns to low. When setting D3 to 1 b1,
the gain is always high. The CS signal becomes the
starting point of the OBP pulse count.
The following figure shows the black loop settling gain
boost timing chart when the boost control is on (D3= 0 )
and the boost period is set to 3.
Black Loop Settling Gain Boost Timing
Symbol
Parameter
Condition
Min.
Typ.
Max.
Unit
t
SUCS
CS Setup Time
10
ns
t
HCS
CS Hold Time
10
ns
4
"
! #
&
%
)
7
7
&
%
)
&
%
)
1
<
1
Gain Control Circuit
The total gain for a CCD input signal covers from
1.94dB to 36dB. The CDS range is 0/6/12/-1.94 dB.
The PGA rough is 0/6/12/18dB and ADC fine is 0 to
6dB, 0.047dB/step. The CDS gain is controlled by a
2-bit register and the PGA gain is controlled by a 9-bit
register.
A/D Converter Circuit
The HT82V842 includes one 20MHz 10 bits AD con-
verter. The ADC converts the following signals.
The signal from the CCDIN input through a CDS and
PGA.
The signal from the ADIN input through an PGA at the
ADIN mode.
The signal from the ADIN input at the ADIN mode.
A/D Conversion Range
The analog input range of the ADC is determined by the
internal reference voltage. The full scale of the ADC is
1.0 V
PP
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT82V842-48LQFP-A | CCD CDS/PGA/10b-20M-ADC |
| HT83R074 | Q-Voice |
| HT84036 | Magic VoiceTM |
| HT84XXX | Magic VoiceTM |
| HT84072 | Magic VoiceTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT82V842-48LQFP-A | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:CCD CDS/PGA/10b-20M-ADC |
| HT82V842A | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:10-Bit 20MSPS CCD Analog Signal Processor |
| HT82V863R | 制造商:HOLTEK 制造商全稱(chēng):Holtek Semiconductor Inc 功能描述:CCD Digital Signal Processor |
| HT83 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Common Mode Chokes for High Speed Telecommunications |
| HT83-00007 | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:T1/CEPT/ISDN-Pri Telecom Products |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。