- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385403 > HT82A822R_07 (Holtek Semiconductor Inc.) USB Audio MCU PDF資料下載
參數(shù)資料
| 型號： | HT82A822R_07 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | USB Audio MCU |
| 中文描述： | USB音頻控制器 |
| 文件頁數(shù)： | 10/39頁 |
| 文件大?。?/td> | 288K |
| 代理商： | HT82A822R_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
HT82A822R
Rev. 1.10
10
June 29, 2007
Oscillator Configuration
There is an oscillator circuit in the microcontroller.
This oscillator is designed for system clocks. The HALT
mode stops the system oscillator and ignores an exter-
nal signal to conserve power.
A crystal across OSCI and OSCO is needed to provide
the feedback and phase shift required for the oscillator.
No other external components are required. Instead of a
crystal, a resonator can also be connected between
OSCI and OSCO to get a frequency reference, but two
external capacitors in OSCI and OSCO are required.
The WDT oscillator is a free running on-chip RC oscilla-
tor, and no external components are required. Even if
the system enters the power down mode, the system
clock is stopped, but the WDT oscillator still works. The
WDT oscillator can be disabled by ROM code option to
conserve power.
Watchdog Timer
WDT
The WDT clock source is implemented by a dedicated
RCoscillator(WDToscillator)orainstructionclock(sys-
tem clock/4). The timer is designed to prevent a soft-
ware malfunction or sequence from jumping to an
unknown location with unpredictable results. The WDT
can be disabled by options. But if the WDT is disabled,
all executions related to the WDT lead to no operation.
When the WDTclock source is selected, it will be first di-
vided by 256 (8-stage) to get the nominal time-out pe-
riod. By invoking the WDT prescaler, longer time-out
periods can be realized. Writing data to WS2, WS1,
WS0 can give different time-out periods.
The WDT OSC period is typical 65 s. This time-out pe-
riod may vary with temperature, VDD and process varia-
tions. The WDT OSC always works for any operation
mode.
If the instruction clock is selected as the WDT clock
source,theWDToperatesinthesamemannerexceptin
the halt mode. In the mode, the WDTstops counting and
lose its protecting purpose. In this situation the logic can
only be re-started by external logic. The high nibble and
bit3 of the WDTS are reserved for user defined flags,
which can be used to indicate some specified status.
The WDT overflow under normal operation initializes a
chip reset and sets the status bit TO . In the HALT
mode, the overflow initializes a warm reset , and only
the PC and SP are reset to zero. To clear the contents of
the WDT, there are three methods to be adopted, i.e.,
external reset (a low level to RESET), software instruc-
tion, and a HALT instruction. There are two types of
software instructions; CLR WDT and the other set
CLR WDT1 and CLR WDT2 . Of these two types of
instruction,onlyonetypeofinstructioncanbeactiveata
time depending on the options CLR WDT times selec-
tionoption.Ifthe CLRWDT isselected(i.e.,CLRWDT
times equal one), any execution of the CLR WDT in-
struction clears the WDT. In the case that CLR WDT1
and CLR WDT2 are chosen (i.e., CLR WDT times
equal two), these two instructions have to be executed
to clear the WDT; otherwise, the WDT may reset the
chip due to time-out.
& %
& &
System Oscillator
%
&
> ( 0
9 4 7
%
%
&
+ 4 7
%
9 4
4 %
%
4
) *
1
>
&
%
Watchdog Timer
Bit No.
Label
Function
0
1
2
WS0
WS1
WS2
Watchdog Timer division ratio selection bits
Bit 2,1,0 = 000, division ratio = 1:1
Bit 2,1,0 = 001, division ratio = 1:2
Bit 2,1,0 = 010, division ratio = 1:4
Bit 2,1,0 = 011, division ratio = 1:8
Bit 2,1,0 = 100, division ratio = 1:16
Bit 2,1,0 = 101, division ratio = 1:32
Bit 2,1,0 = 110, division ratio = 1:64
Bit 2,1,0 = 111, division ratio = 1:128
3
Unused bit, read as 0
7~4
T3~T0
Test mode setting bits
(T3, T2, T1, T0)=(0, 1, 0, 1), enter DAC write mode. Otherwise normal operation.
WDTS (09H) Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT82A832R | Basic USB Phone OTP MCU |
| HT82A850R | Audio MCU |
| HT82A851R | USB Audio MCU |
| HT82J30A | 16 Channel A/D MCU with SPI Interface |
| HT82J30R | 16 Channel A/D MCU with SPI Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT82A824R | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Audio MCU |
| HT82A832R | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Audio MCU |
| HT82A832R_07 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Audio MCU |
| HT82A834R | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Audio MCU |
| HT82A836R | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Audio MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。