- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385401 > HT6116 (Holtek Semiconductor Inc.) CMOS 2K??8-Bit SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HT6116 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | CMOS 2K??8-Bit SRAM |
| 中文描述： | 的CMOS 2K？？8位SRAM |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 305K |
| 代理商： | HT6116 |
Timing Diagrams
Read cycle
(1)
Functional Description
The HT6116-70 is a 2K
×
8 bit SRAM. When the
CS pin of the chip is set to “l(fā)ow”, data can be
written in or read from eight data pins; other-
wise, the chip is in the standby mode. During a
write cycle, the data pins are defined as the
input state by setting the WE pin to low. Data
should be ready before the rising edge of the WE
pin according to the timing of the writing cycle.
While in the read cycle, the WE pin is set to high
and the OE pin is set to low to define the data
pins as the output state. All data pins are de-
fined as a three-state type, controlled by the OE
pin. In both cycles (namely, write and read cy-
cles), the locations are defined by the address
pins A0~A10. The following table illustrates the
relations of WE , OE , CS and their correspond-
ing mode.
CS
OE
WE
Mode
D0~D7
H
X
X
Standby
High–Z
L
L
H
Read
Dout
L
H
H
Read
High–Z
L
X
L
Write
Din
where
X stands for “don’t care”.
H stands for high level
L stands for low level.
HT6116-70
5
3rd J uly ’97
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT6116-70 | CMOS 2K??8-Bit SRAM |
| HT6187 | 3(18) Series of Encoders |
| HT6247 | 3(18) Series of Encoders |
| HT6221 | Multi-Purpose Encoders |
| HT6222 | Multi-Purpose Encoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT6116-70 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CMOS 2K??8-Bit SRAM |
| HT6116-70(24DIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| HT6116-70(24SDIP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| HT6116-70(24SOIC) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| HT6116-70-24DIP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-16K CMOS SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。