- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385400 > HT49C30-1 (Holtek Semiconductor Inc.) 8-Bit LCD Type MCU PDF資料下載
參數(shù)資料
| 型號： | HT49C30-1 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit LCD Type MCU |
| 中文描述： | 8位LCD型微控制器 |
| 文件頁數(shù)： | 15/43頁 |
| 文件大?。?/td> | 353K |
| 代理商： | HT49C30-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
HT49R30A-1/HT49C30-1/HT49C30L
Rev. 1.10
15
September 25, 2002
RT2
RT1
RT0
RTC Clock Divided Factor
2
8
*
2
9
*
2
10
*
2
11
*
2
12
2
13
2
14
2
15
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Note: * not recommended for use
Power down operation
HALT
The HALT mode is initialized by the HALT
and results in the following.
instruction
The system oscillator turns off but the WDT or RTC
oscillator keeps running (if the WDT oscillator or the
real time clock is selected).
The contents of the on-chip RAM and of the registers
remain unchanged.
The WDT is cleared and start recounting (if the WDT
clock source is from the WDT oscillator or the real time
clock oscillator).
All I/O ports maintain their original status.
The PD flag is set but the TO flag is cleared.
LCD driver is still running (if the WDT OSC or RTC
OSC is selected).
The system quits the HALT mode by an external reset,
an interrupt, an external falling edge signal on port A, or
a WDT overflow. An external reset causes device initial-
ization, and the WDT overflow performs a warm reset .
AfterexaminingtheTOandPDflags,thereasonforchip
reset can be determined. The PD flag is cleared by sys-
tem power-up or by executing the
CLR WDT
instruction, and is set by executing the
instruction. On the other hand, the TO flag is set if WDT
time-out occurs, and causes a wake-up that only resets
the PC (Program Counter) and SP, and leaves the oth-
ers at their original state.
HALT
The port A wake-up and interrupt methods can be con-
sidered as a continuation of normal execution. Each bit
in port A can be independently selected to wake up the
device by options. Awakening from an I/O port stimulus,
the program resumes execution of the next instruction.
On the other hand, awakening from an interrupt, two se-
quences may occur. If the related interrupt is disabled or
the interrupt is enabled but the stack is full, the program
resumes execution at the next instruction. But if the in-
terruptisenabled,andthestackisnotfull,theregularin-
terrupt response takes place.
When an interrupt request flag is set before entering the
HALT status, the system cannot be awaken using that
interrupt.
If wake-up events occur, it takes 1024 t
SYS
(system
clock period) to resume normal operation. In other
words, a dummy period is inserted after the wake-up. If
the wake-up results from an interrupt acknowledgment,
the actual interrupt subroutine execution is delayed by
more than one cycle. However, if the Wake-up results in
the next instruction execution, the execution will be per-
formed immediately after the dummy period is finished.
To minimize power consumption, all the I/O pins should
be carefully managed before entering the HALT status.
Reset
There are three ways in which reset may occur.
RES is reset during normal operation
RES is reset during HALT
WDT time-out is reset during normal operation
The WDT time-out during HALT differs from other chip
reset conditions, for it can perform a warm reset that
resets only the PC and SP and leaves the other circuits
at their original state. Some registers remain unaffected
during any other reset conditions. Most registers are re-
set to the initial condition once the reset conditions are
met. Examining the PD and TO flags, the program can
distinguish between different chip resets .
TO
PD
RESET Conditions
0
0
RES reset during power-up
u
u
RES reset during normal operation
0
1
RES Wake-up HALT
1
u
WDT time-out during normal operation
1
1
WDT Wake-up HALT
Note: u stands for unchanged
To guarantee that the system oscillator is started and
stabilized, the SST (System Start-up Timer) provides an
extra-delay of 1024 system clock pulses when the sys-
tem awakes from the HALT state. Awaking from the
HALT state, the SST delay is added.
An extra option load time delay is added during reset
and power on.
Reset circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT49C50 | 8-BIT MICROCONTROLLER |
| HT49R50A | 8-Bit High Performance High speed Microcontroller(8位、高性能、高速微控制器) |
| HT49R50 | 8-BIT MICROCONTROLLER |
| HT5D048 | 0.8m CMOS High Speed Gate Array(0.8m CMOS高速門陣列) |
| HT5D028 | 0.8m CMOS High Speed Gate Array(0.8m CMOS高速門陣列) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT49C30-1_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C30L | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit LCD Type MCU |
| HT49C30L(48SSOP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| HT49C30L_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C50 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。