- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385400 > HT49C30-1 (Holtek Semiconductor Inc.) 8-Bit LCD Type MCU PDF資料下載
參數(shù)資料
| 型號： | HT49C30-1 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit LCD Type MCU |
| 中文描述： | 8位LCD型微控制器 |
| 文件頁數(shù)： | 12/43頁 |
| 文件大?。?/td> | 353K |
| 代理商： | HT49C30-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
HT49R30A-1/HT49C30-1/HT49C30L
Rev. 1.10
12
September 25, 2002
not full, and the TF bit is set, a subroutine call to location
0CH occurs. The related interrupt request flag (TF) is re-
set, and the EMI bit is cleared to disable further inter-
rupts.
The time base interrupt is initialized by setting the time
base interrupt request flag (TBF; bit 4 of INTC1), that is
caused by a regular time base signal. After the interrupt
is enabled, and the stack is not full, and the TBF bit is
set, a subroutine call to location 10H occurs. The related
interrupt request flag (TBF) is reset and the EMI bit is
cleared to disable further interrupts.
The real time clock interrupt is initialized by setting the
real time clock interrupt request flag (RTF; bit 5 of
INTC1), that is caused by a regular real time clock sig-
nal. After the interrupt is enabled, and the stack is not
full, and the RTF bit is set, a subroutine call to location
14H occurs. The related interrupt request flag (RTF) is
reset and the EMI bit is cleared to disable further inter-
rupts.
During the execution of an interrupt subroutine, other in-
terrupt acknowledgments are all held until the RETI in-
struction is executed or the EMI bit and the related
interrupt control bit are set both to 1 (if the stack is not
full). To return from the interrupt subroutine, RET or
RETI may be invoked. RETI sets the EMI bit and en-
ables an interrupt service, but RET does not.
Interrupts occurring in the interval between the rising
edges of two consecutive T2 pulses are serviced on the
latter of the two T2 pulses if the corresponding interrupts
are enabled. In the case of simultaneous requests, the
priorities in the following table apply. These can be
masked by resetting the EMI bit.
No.
Interrupt Source
Priority Vector
a
External interrupt 0
1
04H
b
External interrupt 1
2
08H
c
Timer/event counter overflow
3
0CH
d
Time base interrupt
4
10H
e
Real time clock interrupt
5
14H
The timer/event counter interrupt request flag (TF), ex-
ternal interrupt 1 request flag (EIF1), external interrupt 0
request flag (EIF0), enable timer/event counter interrupt
bit (ETI), enable external interrupt 1 bit (EEI1), enable
external interrupt 0 bit (EEI0), and enable master inter-
rupt bit (EMI) make up of the Interrupt Control register 0
(INTC0) which is located at 0BH in the RAM. The real
time clock interrupt request flag (RTF), time base inter-
rupt request flag (TBF), enable real time clock interrupt
bit (ERTI), and enable time base interrupt bit (ETBI),
constitute the Interrupt Control register 1 (INTC1) which
is located at 1EH in the RAM. EMI, EEI0, EEI1, ETI,
ETBI, and ERTI are all used to control the enable/dis-
able status of interrupts. These bits prevent the re-
quested interrupt from being serviced. Once the
interrupt request flags (RTF, TBF, TF, EIF1, EIF0) are all
set,theyremainintheINTC1orINTC0respectivelyuntil
the interrupts are serviced or cleared by a software in-
struction.
Register
Bit No.
Label
Function
INTC0
(0BH)
0
EMI
Control the master (global) interrupt (1=enabled; 0=disabled)
1
EEI0
Control the external interrupt 0 (1=enabled; 0=disabled)
2
EEI1
Control the external interrupt 1 (1=enabled; 0=disabled)
3
ETI
Control the timer/event counter interrupt (1=enabled; 0=disabled)
4
EIF0
External interrupt 0 request flag (1=active; 0=inactive)
5
EIF1
External interrupt 1 request flag (1=active; 0=inactive)
6
TF
Internal timer/event counter request flag (1=active; 0=inactive)
7
Unused bit, read as 0
INTC1
(1EH)
0
ETBI
Control the time base interrupt (1=enabled; 0:disabled)
1
ERTI
Control the real time clock interrupt (1=enabled; 0:disabled)
2, 3
Unused bit, read as 0
4
TBF
Time base request flag (1=active; 0=inactive)
5
RTF
Real time clock request flag (1=active; 0=inactive)
6, 7
Unused bit, read as 0
INTC register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT49C50 | 8-BIT MICROCONTROLLER |
| HT49R50A | 8-Bit High Performance High speed Microcontroller(8位、高性能、高速微控制器) |
| HT49R50 | 8-BIT MICROCONTROLLER |
| HT5D048 | 0.8m CMOS High Speed Gate Array(0.8m CMOS高速門陣列) |
| HT5D028 | 0.8m CMOS High Speed Gate Array(0.8m CMOS高速門陣列) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT49C30-1_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C30L | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit LCD Type MCU |
| HT49C30L(48SSOP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| HT49C30L_12 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type 8-Bit MCU |
| HT49C50 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。