
The 4K E E PROM only use the A2 and A1 device
address bits with the third bit as a memory
page address bit. The two device address bits
must compare to their corresponding hardwired
input pins. The A0 pin is not connected.
The 8th bit of device address is the read/write
operation select bit. A read operation is initi-
ated if this bit is high and a write operation is
initiated if this bit is low.
If the comparison of the device address succeed the
EEPROM will output a zero at ACK bit. If not, the
chip will return to a standby state.
Write operations
Byte write
A write operation requires an 8-bit data word
address following the device address word
and acknowledgment. Upon receipt of this ad-
dress, the E E PROM will again respond with a
zero and then clock in the first 8-bit data
word. After receiving the 8-bit data word, the
E E PROM will output a zero and the address-
ing device, such as a microcontroller, must
terminate the write sequence with a stop con-
dition. At this time the E E PROM enters an
internally-timed write cycle to the non-vola-
tile memory. All inputs are disabled during
this write cycle and E E PROM will not re-
spond until the write is completed (refer to
Byte write timing).
Page write
The 4K device is capable of 16-byte page writes.
A page write is initiated the same as byte
write, but the microcontroller does not send a
stop condition after the first data word is
clocked in. Instead, after the E E PROM ac-
knowledges the receipt of the first data word,
the microcontroller can transmit up to fifteen
more data words. The E E PROM will respond
with a zero after each data word received. The
microcontroller must terminate the page
write sequence with a stop condition.
The data word address lower four bits are
internally incremented following the receipt
of each data word. The higher data word ad-
dress bits are not incremented, retaining the
memory page row location (refer to Page write
timing).
Acknowledge polling
Since the device will not acknowledge during
a write cycle, this can be used to determine
when the cycle is complete (this feature can be
used to maximize bus throughput). Once the
stop condition for a write command has been
issued from the master, the device initiates
the internally timed write cycle. ACK polling
can be initiated immediately. This involves
the master sending a start condition followed
by the control byte for a write command
(R/W=0). If the device is still busy with the
write cycle, then no ACK will be returned. If
the cycle is completed, then the device will
return the ACK and the master can then pro-
ceed with the next read or write command.
HT24LC04
5
6th May ’99