參數(shù)資料
型號(hào): HT24LC01
廠商: Holtek Semiconductor Inc.
英文描述: 1K/2K 2-Wire CMOS Serial EEPROM
中文描述: 1K/2K 2線的CMOS串行EEPROM
文件頁(yè)數(shù): 4/8頁(yè)
文件大?。?/td> 248K
代理商: HT24LC01
Functional Description
Serial clock (SCL)
The SCL input is used for positive edge clock
data into each E E PROM device and negative
edge clock data out of each device.
Serial data (SDA)
The SDA pin is bidirectional for serial data
transfer. The pin is open-drain driven and
may be wired-OR with any number of other
open-drain or open collector devices.
A0, A1, A2
The A2, A1 and A0 pins are device address
inputs that are hard wired for the
HT24LC01/02. As many as eight 1K /2K de-
vices may be addressed on a single bus system
(the device addressing is discussed in detail
under the Device Addressing section).
Write protect (WP)
The HT24LC01/02 has a write protect pin
that provides hardware data protection. The
write protect pin allows normal read/write
operations when connected to the V
SS
. When
the write protect pin is connected to Vcc, the
write protection feature is enabled and oper-
ates as shown in the following table.
WP Pin
Status
Protect Array
HT 24L C01
Full Array (1K )
Normal Read/Write Operations
HT 24L C02
Full Array (2K )
At V
CC
At V
SS
Memory organization
HT24LC01, 1K Serial E E PROM
Internally organized with 128 8-bit words, the
1K requires a 7-bit data word address for
random word addressing.
HT24LC02, 2K Serial E E PROM
Internally organized with 256 8-bit words, the
2K requires an 8-bit data word address for
random word addressing.
Device operations
Clock and data transition
Data transfer may be initiated only when the
bus is not busy. During data transfer, the data
line must remain stable whenever the clock
line is high. Changes in data line while the
clock line is high will be interpreted as a
START or STOP condition.
Start condition
A high-to-low transition of SDA with SCL high
is a start condition which must precede any
other command (refer to Start and Stop Defi-
nition Timing diagram).
Stop condition
A low-to-high transition of SDA with SCL high
is a stop condition. After a read sequence, the
stop command will place the E E PROM in a
standby power mode (refer to Start and Stop
Definition Timing Diagram).
Acknowledge
All addresses and data words are serially
transmitted to and from the E E PROM in 8-bit
words. The E E PROM sends a zero to acknow-
ledge that it has received each word. This
happens during the ninth clock cycle.
Device addressing
The 1K and 2K E E PROM devices all require an
8-bit device address word following a start con-
dition to enable the chip for a read or write
operation. The device address word consist of a
mandatory one, zero sequence for the first four
most significant bits (refer to the diagram show-
ing the Device Address). This is common to all
the E E PROM device.
The next three bits are the A2, A1 and A0 device
address bits for the 1K /2K E E PROM. These
three bits must compare to their corresponding
hard-wired input pins.
HT24LC01/02
4
6th May ’99
相關(guān)PDF資料
PDF描述
HT24LC02 2K-Bit 2-Wire Serial Interface CMOS Serial EEPROM(2K位、2線接口、 CMOS串行EEPROM)
HT24LC04 4K-Bit 2-Wire Serial Interface CMOS Serial EEPROM(4K位、2線接口、 CMOS串行EEPROM)
HT24LC08 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
HT24LC16 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
HT25LC512 CMOS 64Kx8-Bit SPI Serial OTP EPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HT24LC02 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:1K/2K 2-Wire CMOS Serial EEPROM
HT24LC02(8DIP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
HT24LC02(8SOP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
HT24LC02(8TSSOP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
HT24LC02(SOP) 制造商:Holtek Semiconductor Inc 功能描述:CMOS 2K 2-WIRE SERIAL EEPROM, SO8