參數(shù)資料
型號(hào): HS9-80C86RH
廠(chǎng)商: Intersil Corporation
英文描述: Radiation Hardened 16-Bit CMOS Microprocessor
中文描述: 輻射加固16位CMOS微處理器
文件頁(yè)數(shù): 24/37頁(yè)
文件大小: 239K
代理商: HS9-80C86RH
879
Spec Number
518055
HS-80C86RH
FIGURE 11. ASYNCHRONOUS SIGNAL RECOGNITION
FIGURE 12. BUS LOCK SIGNAL TIMING (MAXIMUM MODE
ONLY)
FIGURE 13. RESET TIMING
FIGURE 14. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)
FIGURE 15. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)
Waveforms
(Continued)
NMI
INTR
TEST
CLK
SIGNAL
TINVCH (SEE NOTE)
NOTE: Setup Requirements for
asynchronous signals only to
guarantee recognition at next CLK.
ANY CLK CYCLE
CLK
TCLAV
LOCK
TCLAV
ANY CLK CYCLE
VCC
CLK
RESET
50
μ
s
4 CLK CYCLES
TCLDX
TDVCL
CLK
TCLGH
RQ/GT
PREVIOUS GRANT
AD15-AD0
RD, LOCK
BHE/S7, A19/S6-A16/S3
S2, S1, S0
TCLCL
ANY
CLK
CYCLE
0-CLK
CYCLES
PULSE 2
HS-80C86RH
GT
HS-80C86RH
TGVCH
TCHGX
TCLGL
TCLGH
PULSE 1
COPROCESSOR
RQ
TCLAZ
PULSE 3
COPROCESSOR
RELEASE
(SEE NOTE) TCHSV
TCHSZ
NOTE: The coprocessor may not drive the buses outside the region shown without risking contention.
CLK
HOLD
HLDA
AD15-AD0
BHE/S7, A19/S6-A16/S3
RD, WR, M/IO, DT/R, DEN
80C86
THVCH
THVCH
TCLHAV
1CLK
CYCLE
1 OR 2
CYCLES
TCLAZ
COPROCESSOR
80C86
TCLHAV
TCHSZ
相關(guān)PDF資料
PDF描述
HS1-81C55RH Radiation Hardened 256 x 8 CMOS RAM
HS1-81C56RH Radiation Hardened 256 x 8 CMOS RAM
HS-81C55RH Radiation Hardened 256 x 8 CMOS RAM
HS-81C56RH Radiation Hardened 256 x 8 CMOS RAM
HS9-81C55RH Radiation Hardened 256 x 8 CMOS RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HS9-80C86RH/PROTO 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor
HS9-80C86RH-8 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 5MHZ 42CFPAK - Bulk
HS9-80C86RH-Q 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 5MHZ 42CFPAK - Bulk
HS9812R-PPM 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:PPM MULTIPLEX RECEIVER/DECODER
HS9-81C55RH 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Radiation Hardened 256 x 8 CMOS RAM