參數資料
型號: HMS87C1302AD
廠商: HYNIX SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
中文描述: 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO24
封裝: SOP-24
文件頁數: 51/70頁
文件大?。?/td> 977K
代理商: HMS87C1302AD
HYUNDAI MicroElectronics
HMS87C1304A/HMS87C1302A
Jan. 2001
Preliminary
51
[RETI].
Interrupt acceptance
1. The interrupt master enable flag (I-flag) is cleared to
“0” to temporarily disable the acceptance of any follow-
ing maskable interrupts. When a non-maskable inter-
rupt is accepted, the acceptance of any following
interrupts is temporarily disabled.
2. Interrupt request flag for the interrupt source accepted is
cleared to “0”.
3. The contents of the program counter (return address)
and the program status word are saved (pushed) onto the
stack area. The stack pointer decreases 3 times.
4. The entry address of the interrupt service program is
read from the vector table address and the entry address
is loaded to the program counter.
5. The instruction stored at the entry address of the inter-
rupt service program is executed.
Figure 15-3 Timing chart of Interrupt Acceptance and Interrupt Return Instruction
A interrupt request is not accepted until the I-flag is set to
“1” even if a requested interrupt has higher priority than
that of the current interrupt being serviced.
When nested interrupt service is required, the I-flag should
be set to “1” by “EI” instruction in the interrupt service
program. In this case, acceptable interrupt sources are se-
lectively enabled by the individual interrupt enable flags.
Saving/Restoring General-purpose Register
During interrupt acceptance processing, the program
counter and the program status word are automatically
saved on the stack, but accumulator and other registers are
not saved itself. These registers are saved by the software
if necessary. Also, when multiple interrupt services are
nested, it is necessary to avoid using the same data memory
area for saving registers.
The following method is used to save/restore the general-
purpose registers.
V.L.
System clock
Address Bus
PC
SP
SP-1
SP-2
V.H.
New PC
V.L.
Data Bus
Not used
PCH
PCL
PSW
ADL
OP code
ADH
Instruction Fetch
Internal Read
Internal Write
Interrupt Processing Step
Interrupt Service Task
V.L. and V.H. are vector addresses.
ADL and ADH are start addresses of interrupt service routine as vector contents.
Basic Interval Timer
Vector Table Address
012
H
0E3
H
0FFE6
H
0FFE7
H
0E
H
2E
H
0E312
H
0E313
H
Entry Address
Correspondence between vector table address for BIT interrupt
and the entry address of the interrupt service program.
Preimnary
相關PDF資料
PDF描述
HMS87C1304AD CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
HMS99C51 8-BIT SINGLE-CHIP MICROCONTROLLERS
HMS99C52 8-BIT SINGLE-CHIP MICROCONTROLLERS
HMS9XC7132 DATA SHEET REV.2.0(PRELIMINARY)
HMU16GC-35 16 x 16-Bit CMOS Parallel Multipliers
相關代理商/技術參數
參數描述
HMS87C13042A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
HMS87C1304A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
HMS87C1304AD 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
HMS87C1404B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS
HMS87C1404BD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS