- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMP8112 (Harris Corporation) NTSC/PAL Video Decoder PDF資料下載
參數(shù)資料
| 型號： | HMP8112 |
| 廠商： | Harris Corporation |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | NTSC / PAL視頻解碼器 |
| 文件頁數(shù)： | 18/40頁 |
| 文件大?。?/td> | 563K |
| 代理商： | HMP8112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
18
TABLE 20. HORIZONTAL SYNC END TIME REGISTER
DESTINATION ADDRESS = 0E
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Horizontal Drive
Programmable End
Time
This register provides a programmable delay for the external HDRIVE signal. The end
time of the HDRIVE pulse is set from the detection of horizontal sync in the video data.
HDRIVE is programmable in CLK increments and has a fixed 1 clock delay following the
falling edge of horizontal sync. This is the lower byte of the 10-bit word.
0010 0000
B
TABLE 21. HORIZONTAL SYNC END TIME REGISTER
DESTINATION ADDRESS = 0F
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
15 - 10
Not Used
Write Ignored, Read 0’s
XXXX XX
9 - 8
Horizontal Drive
Programmable End
Time
This register provides a programmable delay for the external HDRIVE signal. The end
time of the HDRIVE pulse is set from the detection of horizontal sync in the video data.
HDRIVE is programmable in CLK increments and has a fixed 1 clock delay following the
falling edge of horizontal sync. This is the upper byte of the 10-bit word.
00
B
TABLE 22. PHASE LOCKED LOOP ADJUST REGISTER
DESTINATION ADDRESS = 10
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Phase Locked Loop
Filter Adjust Test
Register
The Phase Locked Loop time constants can be changed for testing purposes. It is rec-
ommended that the default value of (20
H
) always be used. The reset state is 00
H
.
0000 0000
B
TABLE 23. PHASE LOCKED LOOP SYNC DETECT WINDOW REGISTER
DESTINATION ADDRESS = 11
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Phase Locked Loop
Horizontal Sync
Detect Window
These bits control the PLL horizontal sync detect window. This window sets the length
of time that the line lock PLL will allow the detection of the HSYNC. HSYNC outside of
this window are declared missing and will cause the missing sync logic to start counting
missing syncs. For NTSC this value should be DD
H
and for PAL, FF
H
.
1101 1101
B
TABLE 24. DC RESTORE START TIME REGISTER
DESTINATION ADDRESS = 12
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
DC Restore
Programmable Start
Time
This register provides a programmable delay for the internal DC RES signal. The start
time of the DC RES pulse is set from the detection of horizontal sync in the video data.
DC RES is programmable in CLK increments and has a fixed 1 clock delay following the
falling edge of horizontal sync. This signal is used to run the GATE B pin of the A/D con-
verter. This is the lower byte of the 10-bit word.
0011 0111
B
HMP8112
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMP8112ACN | NTSC/PAL Video Decoder |
| HMP8112CN | NTSC/PAL Video Decoder |
| HMP8112EVAL2 | NTSC/PAL Video Decoder |
| HMP8156EVAL2 | NTSC/PAL Video Decoder |
| HMP8156EVAL1 | NTSC/PAL Encoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8112/8115 WAF | 制造商:Harris Corporation 功能描述: |
| HMP8112ACN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8112CN | 制造商:HARRIS 制造商全稱:HARRIS 功能描述:NTSC/PAL Video Decoder |
| HMP8112EVAL1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8112EVAL2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。