![](http://datasheet.mmic.net.cn/280000/HMP8112_datasheet_16073775/HMP8112_1.png)
1
Semiconductor
March 1998
HMP8112
NTSC/PAL Video Decoder
Features
Supports ITU-R BT.601 (CCIR601) and Square Pixel
3 Composite Analog Inputs with Sync Tip AGC, Black
Clamping and White Peak Control
Patented Decoding Scheme with Improved 2-Line
Comb Filter, Y/C Separation
NTSC M, N, and PAL (B, D, G, H, I, M, N, CN) Operation
Composite or S-Video Input
User-Selectable Color Trap and Low Pass Video
Filters
User Selectable Hue, Saturation, Contrast, Sharpness,
and Brightness Controls
User Selectable Data Transfer Output Modes
- 16-Bit 4:2:2 YCbCr
- 8-Bit 4:2:2 YCbCr
User Selectable Clock Range from 20MHz - 30MHz
I
2
C Interface
VMI Compatible Video Data Bus
Applications
Multimedia PCs
Video Conferencing
Video Editing
Video Security Systems
Settop Boxes (Cable, Satellite, and Telco)
Digital VCRs
Related Products
- NTSC/PAL Encoders: HMP8154, HMP8156,
HMP8171, HMP8173
Description
The HMP8112 is a high quality, digital video, color decoder with
internal A/D converters. The A/D function includes a 3:1 analog
input mux, Sync Tip AGC, Black clamping and two 8-bit A/D
Converters. The high quality A/D converters minimize pixel jitter
and crosstalk.
The decoder function is compatible with NTSC M, PAL B, D,
G, H, I, M, N and special combination PAL N video stan-
dards. Both composite (CVBS) and S-Video (Y/C) input for-
mats are supported. A 2 line comb filter plus a user
selectable Chrominance trap filter provide high quality Y/C
separation. Various adjustments are available to optimize
the image such as Brightness, Contrast, Saturation, Hue and
Sharpness controls. Video synchronization is achieved with
a 4xf
SC
chroma burst lock PLL for color demodulation and
line lock PLL for correct pixel alignment. A chrominance sub-
sampling 4:2:2 scheme is provided to reduce chrominance
bandwidth.
The HMP8112 is ideally suited as the analog video interface
to VCR’s and camera’s in any multimedia or video system.
The high quality Y/C separation, user flexibility and inte-
grated phase locked loops are ideal for use with today’s pow-
erful compression processors. The HMP8112 operates from
a single 5V supply and is TTL/CMOS compatible.
Table of Contents
Page
Functional Block Diagrams. . . . . . . . . . . . . . . . . . . . . . . . 2
Functional Operation Introduction. . . . . . . . . . . . . . . . . . . 6
Internal Register Description Tables. . . . . . . . . . . . . . . . . 14
Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
AC and DC Electrical Specifications. . . . . . . . . . . . . . . . . 24
Typical Performance Curves. . . . . . . . . . . . . . . . . . . . . . . 27
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Ordering Information
PART NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
PKG.NO.
HMP8112CN
0 to 70
80 Ld PQFP
Q80.14x20
HMP8112EVAL2
PCI Reference Design (Includes Part)
HMP8156EVAL2
Frame Grabber Evaluation Board
(Includes Part)
PQFP is also known as QFP and MQFP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
Harris Corporation 1998
File Number
4221.3
NOT RECOMMENDED FOR NEW DESIGNS
See HMP8115