- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370632 > HM628512B (Hitachi,Ltd.) 4 M SRAM (512-kword ×8-bit)(4 M 靜態(tài)RAM(512k字×8位)) PDF資料下載
參數(shù)資料
| 型號(hào)： | HM628512B |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 4 M SRAM (512-kword ×8-bit)(4 M 靜態(tài)RAM(512k字×8位)) |
| 中文描述： | 四米的SRAM（512 - KWord的× 8位）（4個(gè)M靜態(tài)隨機(jī)存儲(chǔ)器（為512k字× 8位）） |
| 文件頁數(shù)： | 7/16頁 |
| 文件大小： | 88K |
| 代理商： | HM628512B |
HM628512B Series
7
Write Cycle
Notes:
1.t
HZ
, t
OHZ
and t
WHZ
are defined as the time at which the outputs achieve the open
circuit\~conditions and are not referred to output voltage levels.
2.This parameter is sampled and not 100% tested.
3.A write occurs during the overlap (t
WP
) of a low CS and a low WE. A write begins at the later
transition of CS going low or WE going low. A write ends at the earlier transition of CS going
high or WE going high. t
WP
is measured from the beginning of write to the end of write.
4.t
CW
is measured from CS going low to the end of write.
5.t
AS
is measured from the address valid to the beginning of write.
6.t
WR
is measured from the earlier of WE or CS going high to the end of write cycle.
7.During this period, I/O pins are in the output state so that the input signals of the opposite phase
to the outputs must not be applied.
8.If the CS low transition occurs simultaneously with the WE low transition or after the WE
transition, the output remain in a high impedance state.
9.Dout is the same phase of the write data of this write cycle.
10.Dout is the read data of next address.
11.If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of
the opposite phase to the outputs must not be applied to them.
12.In the write cycle with OE low fixed, t
WP
must satisfy the following equation to avoid a
problem of data bus contention. t
WP
≥
t
DW
min + t
WHZ
max
HM628512B
-5
Min
55
50
0
50
40
0
0
25
0
5
0
-7
Min
70
60
0
60
50
0
0
30
0
5
0
Parameter
Write cycle time
Chip selection to end of write
Address setup time
Address valid to end of write
Write pulse width
Write recovery time
WE to output in high-Z
Data to write time overlap
Data hold from write time
Output active from output in high-Z
Output disable to output in high-Z
Symbol
t
WC
t
CW
t
AS
t
AW
t
WP
t
WR
t
WHZ
t
DW
t
DH
t
OW
t
OHZ
Max
—
—
—
—
—
—
20
—
—
—
20
Max
—
—
—
—
—
—
25
—
—
—
25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
4
5
3, 12
6
1, 2, 7
2
1, 2, 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM628512CLRR-5 | 4 M SRAM (512-kword x 8-bit) |
| HM628512CLTT-5 | 4 M SRAM (512-kword x 8-bit) |
| HM628512C | Octal Buffers And Line Drivers With 3-State Outputs 20-CFP -55 to 125 |
| HM628512CLP-5 | 4 M SRAM (512-kword x 8-bit) |
| HM628512CLP-5SL | 4 M SRAM (512-kword x 8-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM628512BFP | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M SRAM (512-kword x 8-bit) |
| HM628512BFP-5 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M SRAM (512-kword x 8-bit) |
| HM628512BFP-7 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M SRAM (512-kword x 8-bit) |
| HM628512BFPSERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| HM628512BI | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4 M SRAM (512-kword x 8-bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。