- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370626 > HM624100HC (Hitachi,Ltd.) Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HM624100HC |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125 |
| 中文描述： | 4分高速SRAM（1 - Mword × 4位） |
| 文件頁數(shù)： | 3/14頁 |
| 文件大小： | 65K |
| 代理商： | HM624100HC |
HM624100HC Series
3
Pin Arrangement
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A0
A1
A2
A3
A4
CS
I/O1
V
CC
V
SS
I/O2
WE
A5
A6
A7
A8
A9
A19
A18
A17
A16
A15
OE
I/O4
V
SS
V
CC
I/O3
A14
A13
A12
A11
A10
NC
(Top view)
32-pin SOJ
Pin Description
Pin name
Function
A0 to A19
Address input
I/O1 to I/O4
CS
OE
WE
Data input/output
Chip select
Output enable
Write enable
V
CC
V
SS
NC
Power supply
Ground
No connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM624100HJP-10 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HJP-12 | SMT CAPACITOR - 0.1 UF, 50 VOLT, 20% |
| HM624100HJP-15 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100H | Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CFP -55 to 125 |
| HM624100HLJP-10 | 4M High Speed SRAM (1-Mword x 4-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM624100HCJP-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HCJP-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM: Notes on Usage Technical Update/Device |
| HM624100HCLJP-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
| HM624100HCLJP-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM: Notes on Usage Technical Update/Device |
| HM624100HJP-10 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4M High Speed SRAM (1-Mword x 4-bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。