- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384423 > HIP7030A0M (HARRIS SEMICONDUCTOR) FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號： | HIP7030A0M |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | MICROCONTROLLER, PQCC68 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 44K |
| 代理商： | HIP7030A0M |
9-44
Specifications HIP7030A0
(1)
t
CYC
Read Cycle Time
200
-
ns
(2)
t
RDOSC
RD, FS Setup Time Before OSCB
0.5t
CYC
-25
-
ns
(3)
t
DVCEL
Access Time From CE
-
t
CYC
-80
ns
(4)
t
DVOSC
Access Time From OSCB
-
t
CYC
-70
ns
(5)
t
OSCAV
Address Setup Time Before OSCB
0.5t
CYC
-25
-
ns
(6)
t
OSCAX
Address Hold Time After OSCB
0.5t
CYC
-
ns
(7)
t
OSCAX
Data Hold Time After OSCB
10
-
ns
(8)
t
RDLDX
Data Bus Driven From CE
(Time to Data Active from High Impedance
State)
0
-
ns
(9)
t
OSCRD
RD, FS Hold Time After OSCB
0.5t
CYC
-
ns
(10)
t
OSCDS
OSCB to DS Propagation Delay
5
25
ns
NOTE:
1. Minimum frequency applies when ALC is high.
Write Cycle Timing (ALC = 1)
(See Figure 4) V
DD
= 5V
DC
±
10%, V
SS
= 0V
DC
, T
A
= -40
o
C to +125
o
C Unless Otherwise Specified.
NUMBER
SYMBOL
PARAMETER
MIN
MAX
UNITS
f
OSC
OSCB Operating Frequency
10
MHz
(1)
t
CYC
Write Cycle Time
200
-
ns
(2)
t
RDOSC
RD, FS Setup Time Before OSCB
0.5t
CYC
-25
-
ns
(3)
t
DVOSC
Data Setup Time Before OSCB
0.75t
CYC
-95
ns
(4)
t
OSCAV
Address Setup Time Before OSCB
0.5t
CYC
-25
-
ns
(5)
t
OSCAX
Address Hold Time After OSCB
0.5t
CYC
-
ns
(6)
t
OSCAX
Data Hold Time After OSCB
10
-
ns
(7)
t
OSCDX
Data Bus Driven From OSCB
(Time to Data Active from High Impedance
State)
.25t
CYC
-25
-
ns
(8)
t
OSCRD
RD, FS Hold Time After OSCB
0.5t
CYC
-
ns
(9)
t
OSCDS
OSCB to DS Propagation Delay
5
25
ns
NOTE:
1. Minimum frequency applies when ALC is high.
Read Cycle Timing (ALC = 1)
(See Figure 3) V
DD
= 5V
DC
±
10%, V
SS
= 0V
DC
, T
A
= -40
o
C to +125
o
C Unless Otherwise Specified.
NUMBER
SYMBOL
PARAMETER
MIN
MAX
UNITS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP7030A2 | FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP7030A2M | FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP7030A2P | FPGA - 200000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP9010 | Engine Knock Signal Processor |
| HIP9010AB | Engine Knock Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP7030A2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 8-Bit 68HC05 Microcontroller |
| HIP7030A2M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 8-Bit 68HC05 Microcontroller |
| HIP7030A2P | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 8-Bit 68HC05 Microcontroller |
| HIP7030PD WAF | 制造商:Harris Corporation 功能描述: |
| HIP7038A8 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:J1850 8-Bit 68HC05 Microcontroller 8K EEPROM Version |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。