- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385382 > HIP6503CB (INTERSIL CORP) Circular Connector; No. of Contacts:37; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 PDF資料下載
參數(shù)資料
| 型號： | HIP6503CB |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | Circular Connector; No. of Contacts:37; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 |
| 中文描述： | 9-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 |
| 封裝： | PLASTIC, MS-013-AC, SOIC-20 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 151K |
| 代理商： | HIP6503CB |
7
1V8SB (Pin 3)
This pin is the output of the internal 1.8V regulator (V
OUT1
).
This internal regulator operates for as long as 5VSB is
applied to the HIP6503. This pin is monitored for under-
voltage events.
1V8IN (Pin 20)
This pin is the input supply for the 1.8V internal regulator’s
pass element. Connect this pin to the 3.3V
DUAL
/3.3V
SB
output.
VCLK (Pin 6)
(V
OUT4
). This internal regulator operates only in active
states (S0, S1/S2) and is shut off during any sleep state,
regardless of the configuration of the chip. This pin is
monitored for under-voltage events.
Description
Operation
The HIP6503 controls 5 output voltages (Refer to Figures 1,
2, and 3). It is designed for microprocessor computer
applications with 3.3V, 5V, 5VSB, and 12V bias input from an
ATX power supply. The IC is composed of three linear
controllers/regulators supplying the computer system’s
1.8V
SB
(V
OUT1
), 3.3V
SB
and PCI slots’ 3.3V
AUX
power
(V
OUT3
), the 2.5V RDRAM and 3.3V SDRAM memory
power (V
OUT2
), an integrated regulator dedicated to 2.5V
clock chip (V
OUT4
), a dual switch controller supplying the
5V
DUAL
voltage (V
OUT5
), as well as all the control and
monitoring functions necessary for complete ACPI
implementation.
Initialization
The HIP6503 automatically initializes upon receipt of input
power. The Power-On Reset (POR) function continually
monitors the 5VSB input supply voltage, initiating
3.3V
DUAL
/3.3V
SB
and 1.8V
SB
soft-start operation shortly
after exceeding POR threshold. At 3ms (typically) after these
two outputs finish their ramp-up, the EN5VDL and MSEL
status is latched in and the chip proceeds to ramp up the
remainder of the voltages, as required.
Operational Truth Table
The EN5VDL pin offers the choice of supporting or disabling
5VDUAL output in S3 and S4/S5 sleep states. Table 1
describes the truth combinations pertaining to this output.
The internal circuitry does not allow the transition from an S3
(suspend to RAM) state to an S4/S5 (suspend to disk/soft
off) state or vice versa. The only ‘legal’ transitions are from
an active state (S0, S1) to a sleep state (S3, S5) and vice
versa.
Functional Timing Diagrams
Figures 4 through 6 are timing diagrams, detailing the power
up/down sequences of all three outputs in response to the
status of the enable (EN5VDL) and sleep-state pins (S3,
S5), as well as the status of the ATX supply.
The status of the EN5VDL pin can only be changed while in
active (S0, S1) states, when the bias supply (5VSB pin) is
below POR level, or during chip shutdown (SS pin shorted to
GND or within 3ms of 5VSB POR); a status change of this
pin while in a sleep state is ignored.
TABLE 1. 5V
DUAL
OUTPUT (V
OUT5
) TRUTH TABLE
EN5VDL
S5
S3
5VDL
COMMENTS
0
1
1
5V
S0, S1 States (Active)
0
1
0
0V
S3
0
0
1
Note
Maintains Previous State
0
0
0
0V
S4/S5
1
1
1
5V
S0, S1 States (Active)
1
1
0
5V
S3
1
0
1
Note
Maintains Previous State
1
0
0
5V
S4/S5
NOTE: Combination Not Allowed.
FIGURE 4. 5V
DUAL
TIMING DIAGRAM FOR EN5VDL = 1;
3.3V
DUAL
/3.3V
SB
5VSB
3.3V,
S3
S5
5VDLSB
DLA
3V3DLSB
3V3DL
5VDL
5V, 12V
HIP6503
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP6503 | Multiple Linear Power Controller with ACPI Control Interface(集成了多個線性電源控制器的芯片（ACPI控制接口）) |
| HIP6602ACB | FPGA 1600000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6602ACR | FPGA 1600000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6602ACR-T | FPGA 1600000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6602ACB-T | Dual Channel Synchronous Rectified Buck MOSFET Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP6503CBZ | 功能描述:PMIC 解決方案 W/ANNEAL ACPI PWR MANAGEMNT CIRCUIT RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| HIP6503CBZ-T | 功能描述:PMIC 解決方案 W/ANNEAL ACPI PWR MG T CIRCUIT 20LD RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| HIP6503CR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| HIP6503EVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6521 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:PWM and Triple Linear Power Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。