參數(shù)資料
型號(hào)： HI7191IP
廠商： Intersil
文件頁(yè)數(shù)： 3/25頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT PROGBL SER 20-PDIP
標(biāo)準(zhǔn)包裝： 18
位數(shù)： 24
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 32.5mW
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 85°C
安裝類型： 通孔
封裝/外殼： 20-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 20-PDIP
包裝： 管件
輸入數(shù)目和類型： 1 個(gè)差分，單極；1 個(gè)差分，雙極
11
FN4138.8
June 1, 2006
of the integrator goes into the comparator. The output of the
comparator is then fed back via a 1-bit DAC to the summing
junction. The feedback loop forces the average of the fed
back signal to be equal to the input signal VIN.
Analog Inputs
The analog input on the HI7191 is a fully differential input
with programmable gain capabilities. The input accepts both
unipolar and bipolar input signals and gains range from 1 to
128. The common mode range of this input is from AVSS to
AVDD provided that the absolute value of the analog input
voltage lies within the power supplies. The input impedance
of the HI7191 is dependent upon the modulator input
sampling rate and the sampling rate varies with the selected
PGIA gain. Table 3 below shows the sampling rates and
input impedances for the different gain settings of the
HI7191. Note that this table is valid only for a 10MHz master
clock. If the input clock frequency is changed then the input
impedance will change accordingly. The equation used to
calculate the input impedance is:
where Cin is the nominal input capacitance (8pF) and fS is
the modulator sampling rate.
Bipolar/Unipolar Input Ranges
The input on the HI7191 can accept either unipolar or bipolar
input voltages. Bipolar or unipolar options are chosen by
programming the B/U bit of the Control Register.
Programming the part for either unipolar or bipolar operation
does not change the input signal conditioning.
The inputs are differential, and as a result are referenced to
the voltage on the VINLO input. For example, if VINLO is
+1.25V and the HI7191 is configured for unipolar operation
with a gain of 1 and a VREF of +2.5V, the input voltage range
on the VINHI input is +1.25V to +3.75V. If VINLO is +1.25V
and the HI7191 is configured for bipolar mode with gain of 1
and a VREF of +2.5V, the analog input range on the VINHI
input is -1.25V to +3.75V.
Programmable Gain Instrumentation Amplifier
The Programmable Gain Instrumentation Amplifier allows the
user to directly interface low level sensors and bridges directly
to the HI7191. The PGIA has 4 selectable gain options of 1, 2,
4, 8 which are implemented by multiple sampling of the input
signal. Input signals can be gained up further to 16, 32, 64 or
128. These higher gains are implemented in the digital section
of the design to maintain a high signal to noise ratio through
the front end amplifiers. The gain is digitally programmable in
the Control Register via the serial interface. For optimum
PGIA performance the VCM pin should be tied to the mid point
of the analog supplies.
Differential Reference Input
The reference inputs of the of the HI7191, VRHI and VRLO,
provide a differential reference input capability. The nominal
differential voltage (VREF = VRHI - VRLO) is +2.5V and the
common mode voltage cab be anywhere between AVSS and
AVDD. Larger values of VREF can be used without
degradation in performance with the maximum reference
voltage being VREF = +5V. Smaller values of VREF can also
be used but performance will be degraded since the LSB
size is reduced.
The full scale range of the HI7191 is defined as:
and VRHI must always be greater than VRLO for proper
operation of the device.
The reference inputs provide a high impedance dynamic
load similar to the analog inputs and the effective input
impedance for the reference inputs can be calculated in the
same manner as it is for the analog input impedance. The
only difference in the calculation is that CIN for the reference
inputs is 10.67pF. Therefor, the input impedance range for
the reference inputs is from 149k
Ω in a gain of 8 or higher
mode to 833k
Ω in the gain of 1 mode.
VCM Input
The voltage at the VCM input is the voltage that the internal
analog circuitry is referenced to and should always be tied to
the midpoint of the AVDD and AVSS supplies. This point
provides a common mode input voltage for the internal
operational amplifiers and must be driven from a low noise,
low impedance source if it is not tied to analog ground.
Failure to do so will result in degraded HI7191 performance.
It is recommended that VCM be tied to analog ground when
operating off of AVDD = +5V and AVSS = -5V supplies.
VCM also determines the headroom at the upper and lower ends
of the power supplies which is limited by the common mode input
TABLE 3. EFFECTIVE INPUT IMPEDANCE vs GAIN
GAIN
SAMPLING RATE
(kHz)
INPUT IMPEDANCE
(M
Ω)
1
78.125
1.6
2
156.25
0.8
4
312.5
0.4
8, 16, 32, 64, 128
625
0.2
PGIA
INTEGRATOR
COMPARATOR
VRHI
VRLO
DAC
VIN
+
-
∫
∑
+
-
FIGURE 6. SIMPLE MODULATOR BLOCK DIAGRAM
ZIN = 1/(CIN x fS),
FSRBIPOLAR = 2 x VREF/GAIN
FSRUNIPOLAR = VREF/GAIN
HI7191
相關(guān)PDF資料
PDF描述
HI9P5701K-5 CONV A/D 6BIT 30MSPS 18-SOIC
HMC700LP4E IC FRACT-N PLL 16BIT 24QFN
HMC703LP4E IC FRACT-N PLL W/SWEEPR 24QFN
HMC704LP4E IC FRACT-N PLL 16BIT 24QFN
HMC830LP6GE IC FRACT-N PLL W/VCO 40QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI7191IPZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 24BIT SIGMADELTA 20PDIP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
HI73127 制造商:Hanna 功能描述:Bulk
HI-73127 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE; pH Measuring Ranges:-
HI765PWL 制造商:Hanna 功能描述:
HI766C 制造商:Hanna 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*