
2.
3.
King Billion Electronics Co., Ltd
駿
億
電
子
股
份
有
限
公
司
HE84G770
HE80004H SERIES
October 31, 2003
This specification is subject to change without notice. Please contact sales person for the latest version before use.
15
Version:V1.1
Make a dummy read to EXMD register to reset the AC pointer.
Set up the address for transferring data by first writing to ACL, and then ACH and ACP with the first
3 writes to register.
Start writing to addressed device by first writing 1 byte of data to EXMD register, clear WR bit of
CMD register and set it again, the AC will increment with each write pulse.
To read addressed device, clear RD bit of EXMC register, read EXMD register and set RD bit again.
The AC will also increment with each read pulse. Read back for verification is optional. Please note
that read back can also be made through external address and data bus when the bus is switched back
to program bus.
Switch back to normal bus for program execution and data access by clearing the DNLD bit of
EXMC register.
4.
5.
6.
Please note that NOR FLASH memory from different manufacturers such as Intel, AMD, SST, etc.
requires various command sequence to set up. Programmer still needs to follow the respective
specifications of the vendors.
8.
LCD Display RAM Map
The gray-scale LCD driver can be configured to be a 16 gray-scale, 4 gray-scales or black and white
display by mask option MO_GRAY_MODE.
MO_GRAY_MODE[1..0]
00
01
10
11
Gray levels
16
4
2 (B/W)
2 (B/W)
For 4 gray-scale displays, 2-bit of RAM is required for each pixel and 4 bit for 16 gray-scale display, 1-bit
for black and white display. For different LCD configuration, the LCD display RAM is arranged
differently. The following figure shows one byte of RAM in different LCD configurations:
0F
xx
0E
xx
0D
xx
0C
xx
0B
xx
0A
xx
09
xx
08
xx
07
xx
06
xx
05
xx
04
xx
03
xx
02
xx
01
xx
00
xx
Black/White
4 Gray scales
16 Gray scales
Bit 7
SEG7
Bit 6
SEG6
Bit 5
SEG5
Bit 4
SEG4
Bit 3
SEG3
Bit 2
SEG2
Bit 1
SEG1
Bit 0
SEG0
SEG3
SEG2
SEG1
SEG0
SEG1
SEG0
The 16 Gray Scale register GRAY0 ~ GRAYF is the mapping register between the levels selected in
RAM and the real gray scale. In other words, if the content of GRAY0 is 0x03, when value of a certain
pixel is 0, the displayed effect will correspond to actual gray level 3. The 16 gray scale display use all 16
registers GRAY0 ~ GRAYF to select among 32 available gray levels to correspond to level 0 ~ 15, while