- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370499 > HDMP-1636 Software PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-1636 |
| 英文描述： | Software |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器芯片 |
| 文件頁(yè)數(shù)： | 14/15頁(yè) |
| 文件大?。?/td> | 325K |
| 代理商： | HDMP-1636 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)
724
RXCAP0
V
CC
_RXTTL
V
CC
_RXTTL
G
TOP VIEW
GND_RXTTL
GND_TXTTL
V
CC
_TXTTL
V
CC
_TXTTL
GND_TXTTL
GND_TXA
TXCAP1
V
C
_
V
C
_
V
C
_
G
V
C
_
G
V
C
_
V
C
_
G
V
C
_
R
* SUPPLY VOLTAGE INTO V
_RXA AND V
_TXA SHOULD
BE FROM A LOW NOISE SOURCE. ALL BYPASS CAPACITORS
AND PLL FILTER CAPACITORS ARE 0.1 μF.
V
C
_
G
V
CC
V
CC
*
V
CC
GND_RXTTL
T
V
C
_
G
V
C
_
G
V
C
_
V
C
_
C
PLLT
V
CC
*
C
PLLR
Figure 12. Power Supply Bypass.
Start-up Procedure:
The transceiver start-up
procedure(s) use the following
conditions: V
CC
= +3.3 V
±
5%
and REFCLK = 125 MHz
±
100
ppm.
After the above conditions have
been met, apply valid data using a
balanced code such as 8B/10B.
Frequency lock occurs within
500
μ
s. After frequency lock,
phase lock occurs within 2500 bit
times.
Transceiver Power
Supply Bypass and Loop
Filter Capacitors
Bypass capacitors should be
liberally used and placed as close
as possible to the appropriate
power supply pins of the
HDMP-1636/46 as shown on the
schematic of Figure 12. All
bypass chip capacitors are
0.1
μ
F. The V
CC
_RXA and
V
CC
_TXA pins are the analog
power supply pins for the PLL
sections. The voltage into these
pins should be clean with
minimum noise. The PLL loop
filter capacitors and their pin
locations are also shown on
Figure 12. Notice that only two
capacitors are required: C
PLLT
for
the transmitter and C
PLLR
for the
receiver. Nominal capacitance is
0.1
μ
F. The voltage across the
capacitors is on the order of 1
volt, so the capacitor can be a
low voltage type and physically
small. The PLL capacitors are
placed physically close to the
appropriate pins on the HDMP-
1636/46. Keeping the lines short
will prevent them from picking
up stray noise from surrounding
lines or components.
PRE-RELEASE PRODUCT
DISCLAIMER:
This product is in development at
the Hewlett-Packard CSSD in San
Jose, California. Until Hewlett-
Packard releases this product for
general sales, HP reserves the right to
alter specifications, features,
capabilities, functions, manufacturing
release dates, and even general
availability of the product at any time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1646 | Gigabit Ethernet Transceiver Chip |
| HDMP-1646A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-1636A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDMP-T1636A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
| HDN1075O | Plug-In Relay; Contacts:DPDT; Coil Voltage AC Max:120V; Contact Carry Current:10A; Relay Terminals:8-Pin Octal; Relay Mounting:Plug-In; Contact Carrying Power:2VA; Contact Rating:10A; Mounting Type:Plug In; Switch Function:DPDT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1636A | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Gigabit Ethernet and Fibre Channel SerDes ICs |
| HDMP-1636AG | 制造商:PMC-Sierra 功能描述:1.06/1.25 GB SerDes for GB EOL301107 |
| HDMP-1637A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:1.25 GBd SerDes Circuit with Differential PECL Clock Inputs for Gigabit Ethernet Applications |
| HDMP-1638 | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs |
| HDMP-1646 | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。