- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1536 Fibre Channel Transceiver Chip PDF資料下載
參數(shù)資料
| 型號： | HDMP-1536 |
| 英文描述： | Fibre Channel Transceiver Chip |
| 中文描述： | 光纖通道收發(fā)器芯片 |
| 文件頁數(shù)： | 5/15頁 |
| 文件大?。?/td> | 259K |
| 代理商： | HDMP-1536 |
700
HDMP-1536/46 (Transmitter Section)
Timing Characteristics
T
A[1]
= 0
°
C to +60
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
t
setup
t
hold
t_txlat
[2]
Parameter
Setup Time
Hold Time
Transmitter Latency
Units
nsec
nsec
nsec
bits
Min.
2
1.5
Typ.
Max.
7.5
8.0
Notes:
1. Device tested and characterized under T
A
conditions specified, with T
C
monitored at approximately 20
°
higher than T
A
.
2. The transmitter latency, as shown in Figure 4, is defined as the time between the latching in of the parallel data word (as triggered
by the rising edge of the transmit byte clock, REFCLK) and the transmission of the first serial bit of that parallel word (defined by
the rising edge of the first bit transmitted).
Figure 3. Transmitter Section Timing.
Figure 4. Transmitter Latency.
DATA
DATA
TX[0]-TX[9]
t
setup
t
hold
REFCLK
DATA
DATA
DATA
1.4 V
2.0 V
0.8 V
DATA BYTE B
DATA BYTE C
TX[0]-TX[9]
DATA BYTE A
± DOUT
1.4 V
DATA BYTE B
t_txlat
T5
T6
T7
T8
T9
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T0
T1
T2
T3
T4
T5
REFCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1546 | Fibre Channel Transceiver Chip |
| HDMP-1546A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1536A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1636 | Software |
| HDMP-1646 | Gigabit Ethernet Transceiver Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1536A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transceiver |
| HDMP-1546 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1546A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-TRANSCEIVER |
| HDMP-1636 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
| HDMP-1636A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet and Fibre Channel SerDes ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。