- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384393 > HC5503PR (Intersil Corporation) () PDF資料下載
參數(shù)資料
| 型號： | HC5503PR |
| 廠商： | Intersil Corporation |
| 英文描述： | () |
| 中文描述： | （） |
| 文件頁數(shù)： | 4/7頁 |
| 文件大?。?/td> | 83K |
| 代理商： | HC5503PR |
4-4
V
GSX
is only a function of V
TX
and the feedback resistors
R
a2
and R
ZO1
Equation 23. This is because V
IN
is
considered ground for this analysis, thereby effectively
grounding the positive terminal of the GSX OpAmp.
R
a2
Substituting Equation 3 for V
TX
and
I
L
for -V
2W
/Z
O
into
Equation 23, V
GSX
equals:
V
O
Z
O
is equal to R
ZO1
(actual values of R
ZO1
and Ra2 were
multiplied by 1000 to reduce loading effects on the opamps).
Simplifying Equation 24 and assuming R
a2
=4RS from
Equation 13 results in Equation 25.
V
2W
The transmit gain 2-wire to 4-wire is equal to one.
Transhybrid Balance G(4-4)
Transhybrid balance is a measure of how well the input
signal is canceled (that being received by the SLIC) from the
transmit signal (that being transmitted from the SLIC to the
CODEC). Without this function, voice communication would
be difficult because of the echo.
The signals at V
IN
and V
TX
(Figure 3) are in phase. If V
IN
and V
TX
are summed together with the correct magnitudes
at the input to the Combo transmit GSX OpAmp, they will
cancel out and not be present at the V
GSX
output.
The circuit in Figure 5 has been set up so that the SLIC
matches the load impedance and that both G(4-2) and G(2-4)
are adjusted to be 1.0 and flat over frequency.
The GSX OpAmp in the CODEC is configured as a
differential amplifier with its output defined in Equation 26.
R
a5
The values of R
a2
, R
a5,
R
ZO1
and R
ZO2
should be scaled by
1000 to minimize the effects of parallel resistance on the
gain adjustment resistor R2 (Figure 5). Resistors R1 and R2
adjust the gain of the input signal from the TP3057A to
account for the +4dB gain in the receive path. Scaling of a
complex load is shown in EQ 27.
Note: When matching a complex impedance some
impedance models (900+2.15
μ
F, K=100) will cause the
OpAmp feedback to be open at DC currents, bringing the
OpAmp to an output rail. A resistor with a value of about 10
times the reactance of the capacitor (21.6nF) at the low
frequency of interest (200Hz for example) can be placed in
parallel with the capacitor in order to solve the problem
(368k
for a 21.6nF capacitor).
Reference Design of the HC5503PRC and
the TP3057A with a 600
Load Impedance
The design criteria is as follows:
4-wire to 2-wire gain (DR to V
2W
) equal 0dB
2-wire to 4-wire gain (V
2W
to D
X
) equal 0dB
Two Wire Return Loss greater than -30dB (200Hz to
4kHz)
R
p
= 50, R
s
= 100
Figure 5 gives the reference design using the Intersil
HC5503PRC SLIC and the Texas Instruments TP3057A
combined PCM CODEC and filter. Also shown in Figure 5
are the voltage levels at specific points in the circuit. These
voltages will be used to adjust the gains of the network.
Impedance Matching
For impedance matching of the 2-wire side we set the input
voltage at DR equal to zero. This effectively grounds the
VFXI+ input of the GSX amplifier. To achieve a 2-wire to 4-
wire gain (V
2W
to DX) of 0dB we need to increase the gain
of the GSX amplifier to overcome the -4dB loss in the
TP3057A. The required gain is found by using Equation 24,
repeated here for convenience in Equation 28.
V
O
R
p
R
L
V
2W
FIGURE 4. TRANSMIT GAIN ACROSS HC5503PRC (V
2W
to V
TX
)
2V
RX
R
s
R
s
R
p
FEEDBACK
FEEDBACK
100
150
150
100
50
50
600
I
L
A
2-4
=
V
TR
V
2W
V
TX
= 4R
S
I
L
I
L
=
2V
RX
R
TOTAL
I
L
=
V
RX
600
V
TX
= 4R
S
I
L
= 400
V
RX
600
V
TX
=
2 V
RX
3
V
RX
TIP
RING
V
TX
H
C
5
5
0
3
P
R
C
V
GSX
V
–
TX
---------------
=
(EQ. 23)
V
GSX
4R
S
-----------
R
a2
--------------
=
(EQ. 24)
A
2W
4W
–
---------------
4R
S
S
-----------
=
1
=
=
(EQ. 25)
V
GSX
V
IN
Z02
------------+
R
------------------------------
R
a2
+
V
TX
R
a2
-------------
–
=
(EQ. 26)
R
ZO1
orR
ZO2
100 Resistive
)
-------------------------
+
=
(EQ. 27)
V
GSX
4R
S
-----------
R
a2
--------------
=
(EQ. 28)
Application Note 9872
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HC5503TCBZ | Balanced PBX / Key System SLIC, Subscriber Line Interface Circuit |
| HC5503TCBZ96 | Balanced PBX / Key System SLIC, Subscriber Line Interface Circuit |
| HC5503T | Balanced PBX/ Key System SLIC,Subscriber Line Interface Circuit(用戶線接口電路) |
| HC5509 | () |
| HC55120CBZ | Low Power Universal SLIC Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HC5503PRC | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Cost SLIC For Large Telecom Switches |
| HC5503PRC_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Cost SLIC For Large Telecom Switches |
| HC5503PRCB | 制造商:Rochester Electronics LLC 功能描述:LOW COST SLIC FOR LONG LOOPS,24 SOIC - Bulk |
| HC5503PRCBZ | 功能描述:電信線路管理 IC COST SLIC FOR LONG LOOPS 24 RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| HC5503PRCBZ96 | 功能描述:電信線路管理 IC HC5503PRCB IN TAPE & RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。