- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370390 > GS9023A SD Embedded Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | GS9023A |
| 元件分類： | Codec |
| 英文描述： | SD Embedded Audio CODEC |
| 中文描述： | 政府統(tǒng)計處的嵌入式音頻編解碼器 |
| 文件頁數(shù)： | 5/30頁 |
| 文件大?。?/td> | 445K |
| 代理商： | GS9023A |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
19922 - 2
5
G
27
A/D
I
Parallel port address/data bus control. When HIGH, the parallel port is used for address input.
When LOW, the parallel port is used for data input or output. In I
2
C mode, this pin must be set
LOW.
28
CS
I
Parallel port chip select. When CS is LOW and R/W is HIGH, the GS9020A drives the address/
data bus. When CS is LOW and R/W is LOW, the user should drive the address/data bus.
When CS is HIGH, the address/data bus is in a high impedance state (Hi - Z). In I
2
C mode, this
pin must be set HIGH.
31
RESET
I
Reset. When LOW, the internal control circuitry is reset.
32 - 35
STD[3:0]
O
Video standards indication as described in section 1.4
36 - 40
FL[4:0]
I/O
EDH flag data port to allow access to the EDH flags.
41, 42
S[1:0]
I/O
Control bits which select whether FF, AP, or ANC EDH flags are active on the EDH flag data
port (FL[4:0]). In FLAG_MAP mode, the S[1:0] pins become outputs (see device description).
43
F_R/W
I
Flag port read/write control. When HIGH, FL[4:0] are configured as outputs allowing EDH flags
to be read from the device. When LOW, FL[4:0] are configured as inputs allowing EDH flags to
be overwritten in the outgoing EDH packet. In FLAG_MAP mode this pin must be set HIGH.
44
INTERRUPT
O
Interrupt output. This output goes low when EDH errors occur. This pin is an open drain output
and requires an external pullup resistor. If this output is not used, a pullup resistor is not
required.
45
FLYWDIS
I
Flywheel disable. When HIGH, the internal flywheel is disabled. When LOW, the internal
flywheel is enabled.
46
NO_EDH
O
No EDH present indication. When HIGH, indicates EDH packets are not present in the
incoming data stream.
47
FIFO_RESET
O
FIFO Reset output. Asserted LOW during the TRSID word for composite standards and the
EAV or SAV word for component standards.
48
PCLKOUT
O
Parallel clock output.
52-60,49
DOUT[9:0]
O
Parallel digital video data outputs.
61
V
O
Vertical sync indication.
62
H
O
Horizontal sync indication.
63 - 65
F[2:0]
O
Field indication. F2 is the MSB.
66
FLAG_MAP
I
FLAG_MAP mode enable. When HIGH, FLAG_MAP mode is enabled.
When LOW, FLAG_MAP mode is disabled.
70, 71
SDO/SDO
O
Differential serial data outputs.
73
VBLANKS/L
I
Vertical blanking interval control. For NTSC signals, when VBLANKS/L is set LOW the 19 line
blanking interval is selected and when set HIGH the 9 line blanking interval is selected. For
PAL D2 signals, when VBLANKS/L is set LOW the 17 line blanking interval is selected and
when set HIGH the 7 line blanking interval is selected. For PAL component signals VBLANKS/L
should be set LOW.
74
BYPASS_EDH
I
Bypass EDH control. When HIGH, the device allows the EDH packet to pass through
unaltered.
75
SDOMODE
I
Serial data output control. When LOW, the serial data output is re-serialized processed data.
When HIGH, the serial data output is the looped through serial input. After changing
SDOMODE, the GS9020A must be reset for proper operation.
76
BLANK_EN
I
Blanking enable. When LOW, incoming data words are set to appropriate blanking levels.
77
ANC_CHKSM
I
Ancillary checksum updating enable. When HIGH, ancillary checksum updating is enabled.
PIN DESCRIPTIONS
NUMBER
SYMBOL
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9025 | GENLINX II Serial Digital Receiver |
| GS9032 | 143-540Mb/s Serializer for SDI and DVB-ASI. |
| GS9032-CTM | SMPTE |
| GS9032-CVM | SMPTE |
| GS9035 | GENLINX II Serial Digital Reclocker |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9023ACFY | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GENLINX -TM II GS9023A Embedded Audio CODEC |
| GS9023ACFYE3 | 制造商:Semtech Corporation 功能描述:Audio Codec 4ADC / 4DAC 24-Bit 100-Pin LQFP |
| GS9023B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Embedded Audio CODEC |
| GS9023BCVE3 | 功能描述:IC AUDIO CODEC 100PIN TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| GS9023-CFY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Embedded Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。