參數(shù)資料
型號(hào)： GS881Z18T-66I
廠商： GSI TECHNOLOGY
元件分類(lèi)： DRAM
英文描述： 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
中文描述： 512K X 18 ZBT SRAM, 18 ns, PQFP100
封裝： TQFP-100
文件頁(yè)數(shù)： 26/34頁(yè)
文件大?。?/td> 542K
代理商： GS881Z18T-66I
Rev: 1.10 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
26/34
1998, Giga Semconductor, Inc.
Preliminary
.
GS881Z18/36T-11/100/80/66
(Private) instructions. Some Public instructions, are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1-
compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor
all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers.This
device will not perform EXTEST, INTEST or the SAMPLE/PRELOAD command.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when
the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices
in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruc-
tion Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
相關(guān)PDF資料
PDF描述
GS881Z18T-80 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80I 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z36T-100 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z36T-100I 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z36T-11 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS881Z18T-80 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80I 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z32BD-150 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z32BD-150I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z32BD-150IT 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*