參數(shù)資料
型號(hào)： GS8662R09E-333I
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： 72Mb SigmaCIO DDR-II Burst of 4 SRAM
中文描述： 8M X 9 DDR SRAM, 0.45 ns, PBGA165
封裝： 15 MM X 17 MM, 1MM PITCH, FPBGA-165
文件頁(yè)數(shù)： 8/37頁(yè)
文件大?。?/td> 942K
代理商： GS8662R09E-333I
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
8/37
2005, GSI Technology
Power-Up Sequence for SigmaQuad-II SRAMs
SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.
Power-Up Sequence
1. Power-up and maintain Doff at low state.
1a.
Apply V
DD
.
1b. Apply V
DDQ
.
1c. Apply V
REF
(may also be applied at the same time as V
DDQ
).
2. After power is achieved and clocks (K, K, C, C) are stablized, change Doff to high.
3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.
Note:
If you want to tie Doff high with an unstable clock, you must stop the clock for a minimum of 30 seconds to reset the DLL after the clocks become
stablized.
DLL Constraints
The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t
KCVar
on page 20).
The DLL cannot operate at a frequency lower than 119 MHz.
If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during
the initial stage.
Power-Up Sequence (Doff controlled)
Power UP Interval
Unstable Clocking Interval
DLL Locking Interval (1024 Cycles)
Normal Operation
K
K
V
DD
V
DDQ
V
REF
Doff
Power-Up Sequence (Doff tied High)
Power UP Interval
Unstable Clocking Interval
Stop Clock Interval
30ns Min
DLL Locking Interval (1024 Cycles)
Normal Operation
K
K
V
DD
V
DDQ
V
REF
Doff
Note:
If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.
相關(guān)PDF資料
PDF描述
GS8662S08E-333I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-167 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-167I 72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E-200 72Mb Burst of 2 DDR SigmaSIO-II SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662R09GE-167 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-167I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM
GS8662R09GE-250 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 72MBIT 8MX9 0.45NS 165FBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*