- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383038 > GS820E32T-6 (Electronic Theatre Controls, Inc.) 2M Synchronous Burst SRAM PDF資料下載
參數(shù)資料
| 型號： | GS820E32T-6 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | 2M Synchronous Burst SRAM |
| 中文描述： | 200萬同步突發(fā)靜態(tài)存儲器 |
| 文件頁數(shù)： | 1/23頁 |
| 文件大小： | 345K |
| 代理商： | GS820E32T-6 |
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
1/23
1999, Giga Semconductor, Inc.
D
GS820E32T/Q-150/138/133/117/100/66
64K x 32
2MSynchronous Burst SRAM
150Mhz - 66Mhz
9ns - 18ns
3.3V VDD
3.3V & 2.5V I/O
TQFP, QFP
Commercial Temp
Industrial Temp
Features
FT pin for user configurable flow through or pipelined operation.
Dual Cycle Deselect (DCD) Operation.
3.3V +10%/-5% Core power supply
2.5V or 3.3V I/O supply.
LBO pin for linear or interleaved burst mode.
Internal input resistors on mode pins allow floating mode pins.
Default to Interleaved Pipelined Mode.
Byte write (BW) and/or global write (GW) operation.
Common data inputs and data outputs.
Clock Control, registered, address, data, and control.
Internal Self-Timed Write cycle.
Automatic power-down for portable applications.
JEDEC standard 100-lead TQFP or QFP package.
-150
-138
Pipeline
3-1-1-1
t
KQ
I
DD
270mA
245mA
Flow
Through
2-1-1-1
I
DD
170mA
120mA
Functional Description
Applications
The GS820E32 is a 2,097,152 bit high performance synchronous
SRAMwith a 2 bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPU’s, the device now finds application in synchronous
SRAM applications ranging fromDSP main store to networking chip
set support.
Controls
Addresses, data I/O’s, chip enables (E
1
, E
2
, E
3
), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive edge triggered clock
input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through / Pipeline Reads
The function of the Data Output register can be controlled by the user
via the FT mode pin/bump (Pin 14 in the TQFP, bump 1F in the FP-
BGA). Holding the FT mode pin/bump low, places the RAM in Flow
through mode, causing output data to bypass the Data Output
Register. Holding FT high places the RAM in Pipelined Mode,
activating the rising edge triggered Data Output Register.
DCD Pipelined Reads
The GS820E32 is a DCD (Dual Cycle Deselect) pipelined
synchronous SRAM. SCD (Single Cycle Deselect) versions are also
available. DCD SRAMs pipeline disable commands to the same
degree as read commands. DCD RAMs hold the deselect command
for one full cycle and then begin turning off their outputs just after the
second rising edge of clock.
Byte Write and Global Write
Byte write operation is performed by using byte write enable (BW)
input combined with one or more individual byte write signals (Bx). In
addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Core and Interface Voltages
The GS820E32 operates on a 3.3V power supply and all inputs/
outputs are 3.3V and 2.5V compatible. Separate output power (V
DDQ
)
pins are used to de-couple output noise fromthe internal circuit.
-133
7.5ns
4ns
240mA
15ns
10ns
120mA
-117
8.5ns
4.5
210mA
15ns
11ns
120mA
-100
10ns
5ns
180mA
15ns
12ns
120mA
-66
tCycle
6.6ns
3.8ns
7.25ns
4ns
12.5ns
6ns
150mA
20ns
18ns
95mA
tCycle
t
KQ
10.5ns
9ns
15ns
9.7ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS820E32T-66 | 2M Synchronous Burst SRAM |
| GS82032A | Socket Adapter; For Use With:ATMEGA168-TQFP32, ATMEGA48-TQFP32, ATMEGA88-TQFP32, ATMEGA8L-TQFP32, ATMEGA8L(FAST)-TQFP32; Pitch Spacing:.8mm |
| GS820E32Q-150I | 2M Synchronous Burst SRAM |
| GS820E32Q-4 | 2M Synchronous Burst SRAM |
| GS820E32Q-4I | 2M Synchronous Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS820E32T-66 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32T-6I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820H32A2T-138 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS820H32AQ-133 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS820H32AQ-133I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。