- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383038 > GS820E32T-5I (Electronic Theatre Controls, Inc.) 2M Synchronous Burst SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GS820E32T-5I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | 2M Synchronous Burst SRAM |
| 中文描述： | 200萬同步突發(fā)靜態(tài)存儲(chǔ)器 |
| 文件頁數(shù)： | 6/23頁 |
| 文件大?。?/td> | 345K |
| 代理商： | GS820E32T-5I |
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
6/23
1999, Giga Semconductor, Inc.
D
GS820E32T/Q-150/138/133/117/100/66
Synchronous Truth Table
Operation
Address Used
State
Diagram
Key
5
X
X
X
R
R
W
CR
CR
CW
CW
E
1
E
2
ADSP
ADSC
ADV
W
3
DQ
4
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Write Cycle, Begin Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Write Cycle, Continue Burst
Write Cycle, Continue Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Write Cycle, Suspend Burst
Write Cycle, Suspend Burst
Note:
1.
X = Dont Care, H = High, L = Low.
2.
E = T (True) if E
2
= 1 and E
3
= 0; E = F (False) if E
2
= 0 or E
3
= 1.
3.
W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4.
G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
as “Q” in the Truth Table above).
None
None
None
External
External
External
Next
Next
Next
Next
Current
Current
Current
Current
H
L
L
L
L
L
X
H
X
H
X
H
X
H
X
F
F
T
T
T
X
X
X
X
X
X
X
X
X
L
H
L
H
H
H
X
H
X
H
X
H
X
L
X
L
X
L
L
H
H
H
H
H
H
H
H
X
X
X
X
X
X
L
L
L
L
H
H
H
H
X
X
X
X
F
T
F
F
T
T
F
F
T
T
High-Z
High-Z
High-Z
Q
Q
D
Q
Q
D
D
Q
Q
D
D
5.
All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
basic synchronous or synchronous burst operations and may be avoided for simplicity.
Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See
BOLD
items above.
Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See
ITALIC
items above.
6.
7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS820E32T-6 | 2M Synchronous Burst SRAM |
| GS820E32T-66 | 2M Synchronous Burst SRAM |
| GS82032A | Socket Adapter; For Use With:ATMEGA168-TQFP32, ATMEGA48-TQFP32, ATMEGA88-TQFP32, ATMEGA8L-TQFP32, ATMEGA8L(FAST)-TQFP32; Pitch Spacing:.8mm |
| GS820E32Q-150I | 2M Synchronous Burst SRAM |
| GS820E32Q-4 | 2M Synchronous Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS820E32T-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32T-66 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32T-6I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820H32A2T-138 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS820H32AQ-133 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。