- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383038 > GS82032 (GSI TECHNOLOGY) 2Mb（64K x 32Bit) Synchronous Burst SRAM(2M位（64K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | GS82032 |
| 廠商： | GSI TECHNOLOGY |
| 英文描述： | 2Mb（64K x 32Bit) Synchronous Burst SRAM(2M位（64K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| 中文描述： | 2MB的（64K的x 32位）同步突發(fā)靜態(tài)存儲(chǔ)器（200萬位（64K的× 32位）同步靜態(tài)隨機(jī)存儲(chǔ)器（帶2位脈沖地址計(jì)數(shù)器）） |
| 文件頁數(shù)： | 5/23頁 |
| 文件大小： | 344K |
| 代理商： | GS82032 |
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
5/23
1999, Giga Semconductor, Inc.
D
GS82032T/Q-150/138/133/117/100/66
Mode Pin Functions
Note:
There are pull up devices on LBO and FT pins and a pull down device on and ZZ pin, so those input pins can be unconnected and the chip will
operate in the default states as specified in the above tables.
Burst Counter Sequences
Linear Burst Sequence
Byte Write Truth Table
Note:
1.
2.
3.
All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
Byte Write Enable inputs B
A
, B
B
, B
C
and/or B
D
may be used in any combination with BW to write single or multiple bytes.
All byte I/O’s remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
Mode Name
Pin Name
State
L
H or NC
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
Function
GW
BW
B
A
B
B
B
C
B
D
Notes
Read
H
H
X
X
X
X
1
Read
H
L
H
H
H
H
1
Write byte
A
H
L
L
H
H
H
2, 3
Write byte
B
H
L
H
L
H
H
2, 3
Write byte
C
H
L
H
H
L
H
2, 3, 4
Write byte
D
H
L
H
H
H
L
2, 3, 4
Write all bytes
H
L
L
L
L
L
2, 3, 4
Write all bytes
L
X
X
X
X
X
Note: The burst counter wraps to initial state on the 5th clock.
I
nterleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0]
00
01
10
11
A[1:0]
01
10
11
00
A[1:0]
10
11
00
01
A[1:0]
11
00
01
10
1st address
2nd address
3rd address
4th address
A[1:0]
00
01
10
11
A[1:0]
01
00
11
10
A[1:0]
10
11
00
01
A[1:0]
11
10
01
00
1st address
2nd address
3rd address
4th address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS820E32A | 2Mb（64K x 32Bit) Synchronous Burst SRAM(2M位（64K x 32位）同步靜態(tài)RAM（帶2位脈沖地址計(jì)數(shù)器）) |
| GS820E32T-6I | 2M Synchronous Burst SRAM |
| GS820E32Q-100 | 2M Synchronous Burst SRAM |
| GS820E32Q-117 | 2M Synchronous Burst SRAM |
| GS820E32Q-133 | 2M Synchronous Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS820322T-138 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS82032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS82032AGQ-133 | 制造商:GSI Technology 功能描述:2MB (64K X 32) SYNCH BURST SCD - Trays |
| GS82032AGQ-133I | 制造商:GSI Technology 功能描述:2MB (64K X 32) SYNCH BURST SCD - Trays |
| GS82032AGQ-150I | 制造商:GSI Technology 功能描述:2MB (64K X 32) SYNCH BURST SCD - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。