參數(shù)資料
型號(hào): GS8161Z18D-166T
廠商: Electronic Theatre Controls, Inc.
英文描述: 24-Bit to 48-Bit Registered Buffer with SSTL_2 Inputs and Outputs 114-LFBGA 0 to 70
中文描述: 35.7流水線和流量,通過(guò)同步唑的SRAM
文件頁(yè)數(shù): 30/36頁(yè)
文件大小: 939K
代理商: GS8161Z18D-166T
GS8161Z18(T/D)/GS8161Z32(D)/GS8161Z36(T/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.15 11/2004
30/36
1998, GSI Technology
JTAG Port Timing Diagram
Boundary Scan (BSDL Files)
For information regarding the Boundary Scan Chain, or to obtain BSDL files for this part, please contact our Applications
Engineering Department at: apps@gsitechnology.com.
JTAG Port AC Electrical Characteristics
Parameter
TCK Cycle Time
TCK Low to TDO Valid
TCK High Pulse Width
TCK Low Pulse Width
TDI & TMS Set Up Time
TDI & TMS Hold Time
Symbol
tTKC
tTKQ
tTKH
tTKL
tTS
tTH
Min
50
20
20
10
10
Max
20
Unit
ns
ns
ns
ns
ns
ns
tTH
tTS
tTKQ
tTH
tTS
tTH
tTS
tTKL
tTKH
tTKC
TCK
TDI
TMS
TDO
Parallel SRAM input
相關(guān)PDF資料
PDF描述
GS8161Z18D-200 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200I 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200IT 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200T 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-225 Enhanced Product 26-Bit Registered Buffer With Sstl_2 Inputs And Lvcmos Outputs 96-LFBGA -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8161Z18D-200 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200IT 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-200T 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-225 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM