參數(shù)資料
型號(hào)： GS816018T-133
廠商： Electronic Theatre Controls, Inc.
元件分類： DRAM
英文描述： 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
中文描述： 1M×18，512k×32，512k×36 18M位同步突發(fā)靜態(tài)存儲(chǔ)器
文件頁(yè)數(shù)： 23/28頁(yè)
文件大?。?/td> 810K
代理商： GS816018T-133
Rev: 2.12 3/2002
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
23/28
1999, Giga Semiconductor, Inc.
Preliminary
GS816018/32/36T-250/225/200/166/150/133
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
Application Tips
Single and Dual Cycle Deselect
SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally but that are ended with
the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually
assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.
CK
ADSP
ADSC
tH
tKH tKL
tKC
tS
ZZ
tZZR
tZZH
tZZS
~
~
~
~
Snooze
~
~
~
~
~
相關(guān)PDF資料
PDF描述
GS816018T-133I Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 220uF; Voltage: 25V; Case Size: 10x16 mm; Packaging: Bulk
GS816018T-150 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018T-150I Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 2200uF; Voltage: 25V; Case Size: 18x35.5 mm; Packaging: Bulk
GS816018T-166 Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 33uF; Voltage: 25V; Case Size: 6.3x11 mm; Packaging: Bulk
GS816018T-166I 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS816018T-133I 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018T-150 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018T-150I 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018T-166 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018T-166I 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*