參數資料
型號： GS8152Z18
廠商： GSI TECHNOLOGY
英文描述： 16Mb Pipelined and Flow Through Synchronous NBT SRAM(16M位流水線式和流通型同步NBT靜態(tài)RAM)
中文描述： 16Mb的流水線和流量，通過同步唑的SRAM（1,600位流水線式和流通型同步唑靜態(tài)內存）
文件頁數： 31/39頁
文件大?。?/td> 757K
代理商： GS8152Z18
Rev: 1.01 11/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
31/39
2000, Giga Semiconductor, Inc.
Preliminary
GS8152Z18/36/72B-225/200/180/166/150/133
the contents of the scan chain onto the RAM’s output pins. Therefore, this device is not strictly 1149.1-compliant. Nevertheless, this RAM’s
TAP does respond to an all 0s instruction, EXTEST (000), by overriding the RAM’s control inputs and activating the Data I/O output drivers.
The RAM’s main clock (CK) may then be used to transfer Boundary Scan Register contents associated with each I/O from the scan register
to the RAM’s output drivers and onto the I/O pins. A single CK transition is sufficient to transfer the data, but more transitions will do no
harm.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID
register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any
time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Bound-
ary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST-A
000
Places the Boundary Scan Register between TDI and TDO.
This RAM implements an Clock Assisted EXTEST function. *Not 1149.1 Compliant *
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z.
1
RFU
011
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *
1
GSI
101
GSI private instruction.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料
PDF描述
GS8152Z36 16Mb Pipelined and Flow Through Synchronous NBT SRAM(16M位流水線式和流通型同步NBT靜態(tài)RAM)
GS8152Z72 16Mb Pipelined and Flow Through Synchronous NBT SRAM(16M位流水線式和流通型同步NBT靜態(tài)RAM)
GS816018 16Mb（1M x 18Bit）Sync Burst SRAM(16M位（1M x 18位）同步靜態(tài)RAM(帶2位脈沖地址計數器))
GS816032 16Mb（512K x 36Bit）Sync Burst SRAM(16M位（512K x 36位）同步靜態(tài)RAM(帶2位脈沖地址計數器))
GS816036 16Mb（256K x 72Bit）Sync Burst SRAM(16M位（256K x 72位）同步靜態(tài)RAM(帶2位脈沖地址計數器))
相關代理商/技術參數
參數描述
GS815V018AB-250 制造商:GSI Technology 功能描述:GS815V018AB-250 - Trays
GS815V018AB-250I 制造商:GSI Technology 功能描述:GS815V018AB-250I - Trays
GS815V018AB-300 制造商:GSI Technology 功能描述:GS815V018AB-300 - Trays
GS815V018AB-300I 制造商:GSI Technology 功能描述:GS815V018AB-300I - Trays
GS815V018AB-333 制造商:GSI Technology 功能描述:GS815V018AB-333 - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*