- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385311 > GS1535-CFU (Gennum Corporation) GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1535-CFU |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| 中文描述： | GS1535的HD - LINX進(jìn)程二，商標(biāo)多速率SDI自動(dòng)時(shí)鐘恢復(fù)器 |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 238K |
| 代理商： | GS1535-CFU |
GS1535 Data Sheet
18557 - 8
February 2005
13 of 22
3. Detailed Description
The GS1535 is a multi-standard retimer for serial digital SDTV signals at 143, 177,
270, 360 and 540 Mb/s, and HDTV signals at 1.485 Gb/s and 1.485/1.001 Gb/s.
3.1 Slew Rate Phase Lock Loop (S-PLL)
The term “slew” refers to the output phase of the PLL in response to a step change
at the input. Linear PLLs have an output phase response characterized by an
exponential response whereas an S-PLL’s output is a ramp response (See
Figure 3-1
). Because of this non-linear response characteristic, traditional small
signal analysis is not possible with an S-PLL.
Figure 3-1: PLL Characteristics
The S-PLL offers several advantages over the linear PLL. The Loop Bandwidth of
an S-PLL is independant of the transition density of the input data. Pseudo-random
data has a transition density of 0.5 verses a pathological signal which has a
transition density of 0.05. The loop bandwidth of a linear PLL will change
proportionally with this change in transition density. With an S-PLL, the loop
bandwidth is defined by the jitter at the data input. This translates to infinite loop
bandwidth with a zero jitter input signal. This allows the loop to correct for small
variations in the input jitter quickly, resulting in very low output jitter. The loop
bandwidth of the GS1535’s PLL is defined at 0.2UI of input jitter.
The GS1535’s PLL consists of two acquisition loops. First is the Frequency
Acquisiton (FA) loop. This loop is active when the device is not locked and is used
to achieve lock to the supported data rates. Second is the phase acquisition (PA)
loop. Once locked, the PA loop tracks the incomming data and makes phased
corrections to produce a re-clocked output.
0.2
0.1
0.0
INPUT
OUTPUT
SLEW PLL RESPONSE
P
0.2
0.1
0.0
INPUT
OUTPUT
LINEAR (CONVENTIONAL) PLL RESPONSE
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS1535-CFUE3 | GS1535 HD-LINX II-TM Multi-Rate SDI Automatic Reclocker |
| GS1535A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS1535ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS9065A | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
| GS9065ACFUE3 | GS1535A / GS9065A HD-LINX-R II Multi-Rate SDI Automatic Reclocker |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1535-CFUE3 | 制造商:Gennum Corporation 功能描述:Automatic Reclocker 64-Pin LQFP |
| GS-154 | 制造商:Taiyo Electric Ind. 功能描述: |
| GS1540 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HDTV Serial Digital Non-Equalizing Receiver |
| GS1540-CQR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS1540-CQRE3 | 制造商:Semtech Corporation 功能描述:HD Non-Equalizing Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。