- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385300 > GL711FW (Electronic Theatre Controls, Inc.) ATA/ATAPI to 1394 Native Bridge Two in One Solution PDF資料下載
參數(shù)資料
| 型號(hào)： | GL711FW |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ATA/ATAPI to 1394 Native Bridge Two in One Solution |
| 中文描述： | ATA / ATAPI接口，以1394的積分橋一兩個(gè)解決方案 |
| 文件頁(yè)數(shù)： | 14/17頁(yè) |
| 文件大小： | 287K |
| 代理商： | GL711FW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
GL711FW
Revision: 1.3
-13-
09/12/2001
45
HDIOR#(HD
MARDY#/,
HDSTROBE)
O
Device I/O read (for PIO and Multi-word DMA mode)
Ultra DMA host ready (for UDMA read)
Ultra DMA host data strobe (for UDMA write)
48,51,53,
56,59,61,
64,66,67,
65,63,60,
58,55,52,
49
HDD15-0
I/O
IDE device data. The 8- or 16-bit data bus to/from the ATA device.
Only the lower 8 bits are used for 8-bit register transfers.
44
HDIORDY(D
DMARDY#/,
DSTROBE)
I
I/O channel ready (for PIO and Multi-word DMA mode)
Ultra DMA device ready (for UDMA write)
Ultra DMA device data strobe (for UDMA read)
42
HDINT
I
IDE device interrupt: This input signal is used to interrupt the host
system when interrupt pending is set.
43
HDDACK# O
IDE DMA acknowledge: This signal is used by the ATA host to
response DMARQ for DMA transfers.
47
HDDRQ
I
IDE DMA request: This signal is asserted by the ATA device when it
is ready to perform a DMA data transfer to or from the ATA host
when a DMA operation has been enabled.
Signals for PHY-interface
15,16
PHY_CTL1
PHY_CTL0
I/O
Control 1 and Control 0 of the phy-link control bus. CTL1 and CTL0
indicate the four operations that can occur in this interface.
18
LREQ
O
Link request. LREQ is a output that makes bus requests and accesses
the phy layer.
6-9,11-14 PHY_D7-0
I/O
Phy data7 through data0 of the phy-link data bus. Data is expected on
D0-D1 for 100Mb/s packets, D0-D3 for 200Mb/s, and D0-D7 for
400Mb/s.
17
PHY_SCLK
I
System clock. PHY_SCLK is a 49.152-MHz clock from the phy.
Signals for flash memory
81,33,87,
83,91,93,
89,88,82,
79,78,77,
75,74,73,
72
ADDR[15:0] O
Flash PROM/EPROM address bus.
ADDR15 is the most significant bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GL816 | USB 2.0 Flash Card Reader Controller |
| GL827 | USB 2.0 Single Slot SD/MMC/MS/SM/xD-Picture Card Reader Controller |
| GL827-HHG | USB 2.0 Single Slot SD/MMC/MS/SM/xD-Picture Card Reader Controller |
| GL827-MNG | USB 2.0 Single Slot SD/MMC/MS/SM/xD-Picture Card Reader Controller |
| GL827-MWG | USB 2.0 Single Slot SD/MMC/MS/SM/xD-Picture Card Reader Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL7500 INT_1103348 | 功能描述:4G LTE 2G FALLBACK MODEM NAM 制造商:sierra wireless 系列:GL 零件狀態(tài):在售 功能:調(diào)制解調(diào)器 調(diào)制或協(xié)議:LTE，HSPA+ 應(yīng)用:通用 接口:UART，USB 靈敏度:- 功率 - 輸出:- 數(shù)據(jù)速率（最大值）:- 特性:- 電壓 - 電源:4.75 V ~ 32 V 標(biāo)準(zhǔn)包裝:50 |
| GL75019 | 制造商:Glenair Inc 功能描述: |
| GL7600 INT_1103343 | 功能描述:4G LTE 2G FALLBACK MODEM EMEA 制造商:sierra wireless 系列:GL 零件狀態(tài):在售 功能:調(diào)制解調(diào)器 調(diào)制或協(xié)議:GSM，LTE 應(yīng)用:通用 接口:UART，USB 靈敏度:- 功率 - 輸出:- 數(shù)據(jù)速率（最大值）:- 特性:- 電壓 - 電源:4.75 V ~ 32 V 標(biāo)準(zhǔn)包裝:50 |
| GL772 | 制造商:GTM 制造商全稱(chēng):GTM 功能描述:PNP EPITAXIAL PLANAR TRANSISTOR |
| GL7905 | 制造商:HYNIX 制造商全稱(chēng):Hynix Semiconductor 功能描述:NEGATIVE VOLTAGE REGULATOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。