參數(shù)資料
型號(hào): GCIXP1250-200
英文描述: Microprocessor
中文描述: 微處理器
文件頁(yè)數(shù): 7/148頁(yè)
文件大小: 1601K
代理商: GCIXP1250-200
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Datasheet
vii
Intel
IXP1250 Network Processor
72
73
74
75
76
77
78
79
80
81
82
83
84
SRAM SlowPort Write .......................................................................................133
SRAM SlowPort RDY_L....................................................................................134
Pipelined SRAM Two Longword Burst Read Followed By SlowPort Write .......135
SDCLK AC Timing Diagram..............................................................................136
SDRAM Bus Signal Timing ...............................................................................137
SDRAM Initialization Sequence ........................................................................140
SDRAM Read Cycle..........................................................................................141
SDRAM Write Cycle..........................................................................................142
SDRAM Read-Modify-Write Cycle ....................................................................143
IXP1250 Part Marking.......................................................................................144
520-HL-PBGA Package - Bottom View.............................................................145
IXP1250 Side View............................................................................................145
IXP1250 A-A Section View................................................................................146
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
64-bit IX Bus Receive Remainder Cycles, No Status Transfer...........................13
64-bit IX Bus Receive Remainder Cycles, with Status Transfer .........................13
32-bit IX Bus Receive Remainder Cycles, No Status Transfer...........................13
32-bit IX Bus Receive Remainder Cycles, with Status Transfer .........................14
SDRAM CRC Types............................................................................................17
SDRAM Configurations.......................................................................................18
SRAM Configurations..........................................................................................20
BootROM x32 Sample Configurations ................................................................21
BootROM x16 Sample Configurations ................................................................21
PCI Configuration Options...................................................................................23
Signal Type Abbreviations...................................................................................27
Processor Support Pins.......................................................................................28
SRAM Interface Pins...........................................................................................29
SDRAM Interface Pins ........................................................................................31
IX Bus Interface Pins...........................................................................................33
General Purpose I/Os..........................................................................................37
Serial Port (UART) Pins ......................................................................................37
PCI Interface Pins ...............................................................................................38
Power Supply Pins..............................................................................................41
IEEE 1149.1 Interface Pins.................................................................................42
Miscellaneous Test Pins......................................................................................42
Pin Usage Summary ...........................................................................................43
Pin Table in Pin Order.........................................................................................44
Pin Table in Alphabetical Order...........................................................................49
64-Bit Bidirectional IX Bus, 1-2 MAC Mode.........................................................55
64-Bit Bidirectional IX Bus, 3+ MAC Mode (Shared IX Bus Operation Only in
This Mode) ..........................................................................................................57
32-Bit Unidirectional IX Bus, 1-2 MAC Mode ......................................................60
32-bit Unidirectional IX Bus, 3+ MAC Mode........................................................62
IX Bus Decode Table Listed by Operating Mode Type.......................................63
Pin State During Reset........................................................................................65
Absolute Maximum Ratings.................................................................................68
Functional Operating Range ...............................................................................69
Typical and Maximum Power..............................................................................69
27
28
29
30
31
32
33
相關(guān)PDF資料
PDF描述
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
GCM-3.15A Fuse
GCM-4A Fuse
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXP1250BA 功能描述:IC MPU NETWORK 166MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤(pán)
GCIXP1250BB 功能描述:IC MPU NETWORK 200MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤(pán)
GCIXP1250BC 功能描述:IC MPU NETWORK 232MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤(pán)
GCJ0335C5C0JR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors
GCJ0335C5C1AR50D 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors