- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17006 > MAX11040KEVKIT# (Maxim Integrated Products)KIT EVAL FOR MAX11040 W/FMC CONN PDF資料下載
參數(shù)資料
| 型號： | MAX11040KEVKIT# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVAL FOR MAX11040 W/FMC CONN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 軟件下載： | MAX11040KEVKIT |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 4 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 3.07M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 輸入范圍： | ±2.2 V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | MAX11040K |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
17
Maxim Integrated
DRDYIN, and DRDYOUT. For single-device applications,
connect CASCIN and DRDYIN to DGND and drive CS
low to transfer data in and out of the devices. With
DRDYIN low, a falling edge at the data-ready signal out-
put (DRDYOUT) indicates that new conversion results
are available for reading in the 96-bit data register. A
falling edge on SCLK clocks in data at DIN. Data at
DOUT changes on the rising edge of SCLK and is valid
on the falling edge of SCLK. DIN and DOUT are trans-
ferred MSB first. Drive CS high to disable the interface
and place DOUT in a high-impedance state.
An interface operation with the devices takes effect on
the last rising edge of SCLK. If CS goes high before the
complete transfer, the write is ignored. Every data
transfer is initiated by the command byte. The com-
mand byte consists of an R/W bit and 7 address bits
(see Table 2.) Figures 7 and 8 show the timing for read
and write operations, respectively.
tCSW
SCLK
CS
DIN
DOUT
DRDYIN
HIGH-Z
B7 B6 B5 B4 B3 B2 B1 B0
tSU
tSCP
tDCD
tCSH1
tSU
tDOE
tDRDY
DATA READY
tHD
COMMAND ADDRESS
tDOT
tPW
R/W A6 A5
A3 A2 A1 A0
A4
DATA LENGTH (NUMBER OF BYTES) DEPENDS
ON THE REGISTER BEING READ (SEE TABLE 2)
DRDYOUT
Figure 7. General Read-Operation Timing Diagram
DOUT
HIGH-Z
tCSW
tSU
tHD
tSU
tPW
tSCP
tPW
tCSH1
CS
DIN
SCLK
A6 A5
A3 A2 A1 A0
B7 B6 B5 B4 B3 B2 B1
R/W
B0
DATA LENGTH (NUMBER OF BYTES) DEPENDS ON
THE REGISTER BEING WRITTEN (SEE TABLE 2)
A4
Figure 8. General Write-Operation Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 380LX221M200J202 | CAP ALUM 220UF 200V 20% SNAP |
| 381LX471M200K012 | CAP ALUM 470UF 200V 20% SNAP |
| GBC10DRES-S93 | CONN EDGECARD 20POS .100 EYELET |
| MAX1110EVL11-DIP | EVAL KIT FOR MAX1110 |
| LGU2G151MELB | CAP ALUM 150UF 400V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX11040KEVKIT# | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX5135/11040/11612 Eval Kit w/ FMC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX11040KGUU | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs |
| MAX11040KGUU/GG8 | 制造商:Maxim Integrated Products 功能描述:24-BIT, 4-CHANNEL, SIMULTANEOUS-SAMPLING, CASCADABLE, SIGMA- - Rail/Tube |
| MAX11040KGUU/GH9 | 制造商:Maxim Integrated Products 功能描述:24-BIT, 4-CHANNEL, SIMULTANEOUS-SAMPLING, CASCADABLE, SIGMA- - Rail/Tube |
| MAX11040KGUU+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。