- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10624 > FMS6501MSA28X (Fairchild Semiconductor)IC VIDEO SW MATRIX 12X9 28SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | FMS6501MSA28X |
| 廠商： | Fairchild Semiconductor |
| 文件頁(yè)數(shù)： | 14/14頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC VIDEO SW MATRIX 12X9 28SSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻開(kāi)關(guān)，12 輸入，9 輸出 |
| 應(yīng)用： | 機(jī)頂盒 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁(yè)面： | 1214 (CN2011-ZH PDF) |
| 其它名稱： | FMS6501MSA28XDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)
FMS6501
—
12
Input
/
9
Output
V
ideo
Switch
Matrix
with
I
nput
Clamp,
Input
Bias
Circ
uitry
,and
Output
Drivers
2004 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6501 Rev. 1.0.4
9
Acknowledge
The data bytes transferred between the START and
STOP conditions from transmitter to receiver is unlim-
ited. Each byte of eight bits is followed by an acknowl-
edge bit. The acknowledge bit is a high-level signal put
on the bus by the transmitter, during which the master
generates an extra acknowledge-related clock pulse. A
slave receiver must generate an acknowledge after the
reception of each byte. A master receiver must generate
an acknowledge after the reception of each byte that has
been clocked out of the slave transmitter.
The device that acknowledges must pull down the SDA
line during the acknowledge clock pulse so the SDA line
is stable LOW during the HIGH period of the acknowl-
edge-related clock pulse (set-up and hold times must be
taken into consideration). A master receiver must signal
an end of data to the transmitter by not generating an
acknowledge on the last byte clocked out of the slave. In
this event, the transmitter must leave the data line HIGH
to enable the master to generate a STOP condition.
Figure 6. Acknowledgement on the I2C Bus
I2C Bus Protocol
Before any data is transmitted on the I2C bus, the device
that should respond is addressed first. The addressing is
always carried out with the first byte transmitted after the
start procedure. The I2C bus configuration for a data
write to the FMS6501 is shown in Figure 5.
Figure 7. Write a Register Address to the Pointer Register, Then Write Data to the Selected Register
SCL FROM
MASTER
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
START
condition
12
8
9
clock pulse for
acknowledgement
A6
A5
A4
A3
A2
A1
A0
19
R/W
D7
D6
D5
D4
D3
D2
D1
D0
1
9
ACK. BY
FMS6501
ACK. BY
FMS6501
FRAME1
SERIAL BUS ADDRESS BYTE
FRAME 2
ADDRESS POINTER REGISTER BYTE
19
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
FMS6501
FRAME 3
DATA BYTE
SCL
SDA
START BY
MASTER
STOP BY
MASTER
SCL (CONTINUED)
SDA (CONTINUED)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J4K-MY-F4 | CONVERTER MOD DC/DC 40V 50W |
| RP13A-12RA-13PA | CONN RECEPT 13POS MALE DIP |
| VI-J4K-MY-F3 | CONVERTER MOD DC/DC 40V 50W |
| VI-JWM-MW-F2 | CONVERTER MOD DC/DC 10V 100W |
| HR22-12TPD-20S | CONN PLUG 20POS FEMALE SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS6502 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Input, 6-Output Video Switch Matrix with Output Drivers, Input Clamp, and Bias Circuitry |
| FMS6502MTC24 | 功能描述:視頻 IC 8/6 I/O Video Switch Matrix Output Driver RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS6502MTC24X | 功能描述:視頻 IC Switch Video 8I 6O Matrix-Output Dvrs RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS6601_AAA3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FMS6646 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Six Channel, SD/HD (1080p) Video Filter Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。