- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2069 > FMS6410BCS (Fairchild Semiconductor)IC FILTER VIDEO DUAL 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | FMS6410BCS |
| 廠商： | Fairchild Semiconductor |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大小： | 0K |
| 描述： | IC FILTER VIDEO DUAL 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 95 |
| 類(lèi)型： | 視頻濾波器 |
| 應(yīng)用： | 錄音機(jī)，機(jī)頂盒 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOICN |
| 包裝： | 管件 |
FMS6410B
Dual-Channel
V
ideo
Dr
iver
s
with
Integrat
ed
Filt
er
s
and
Composite
V
ideo
Summer
2004 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6410B Rev. 1.0.2
5
Applications Information
Functional Description
This product is a two-channel, monolithic, continuous-
time, video filter designed for reconstructing the lumi-
nance and chrominance signals from an S-Video D/A
source. Composite video output is generated by sum-
ming the Y and C outputs. The chip is designed to have
AC-coupled inputs and work with either AC- or DC-cou-
pled outputs.
The reconstruction filters provide a fifth-order Butter-
worth response with group delay equalization. This pro-
vides a maximally flat response in terms of delay and
amplitude. Each of the three outputs is capable of driving
2Vpp into a 75Ω load.
All channels are clamped during the sync interval to set
the appropriate minimum output DC level. With this oper-
ation, the effective input time constant is greatly reduced,
which allows use of small, low-cost coupling capacitors.
The net effect is that the input settles to 10mV in 10ms
for any DC shifts present in the input video signal.
In most applications, the input coupling capacitors are
0.1F. The Y and C inputs typically sink 1A of current
during active video, which normally tilts a horizontal line
by 2mV at the Y output. During sync, the clamp restores
this leakage current by sourcing an average of 20A
over the clamp interval. Any change in the coupling
capacitor values affect the amount of tilt per line. Any
reduction in tilt comes with an increase in settling time.
Luminance (Y) I/O
The typical luma input is driven by either a low-imped-
ance source of 1Vpp or the output of a 75Ω terminated
line driven by the output of a current DAC. In either case,
the input must be capacitively coupled to allow the sync-
detect and DC-restore circuitry to operate properly.
All outputs are capable of driving 2Vpp, AC or DC cou-
pled, into either a single or dual video load. A single
video load consists of a series 75
Ω impedance matching
resistor connected to a terminated 75
Ω line, presenting a
total of 150
Ω of loading to the part. A dual load is two of
these in parallel, which presents a total of 75
Ω to the
part. The gain of the Y, C, and CV signals is 6dB with
1Vpp input levels.
Chrominance (C) I/O
The chrominance input can be driven in the same man-
ner as the luminance input, but is typically only a 0.7Vpp
signal.
Since the chrominance signal doesn't contain any DC
content, the output signal can be AC coupled using a
capacitor as small as 0.1F if DC coupling is not desired.
Composite Video (CV) Output
The composite video output driver is same as the other
outputs.
Layout Considerations
General layout and supply bypassing play major roles in
high-frequency performance and thermal characteristics.
Fairchild
offers
a
demonstration
board,
FMS6410BDEMO, to guide layout and aid device testing
and characterization. The FMS6410BDEMO is a four-
layer board with a full power and ground plane. For opti-
mum results, follow the steps below as a basis for high-
frequency layout:
■ Include 10μF and 0.1μF ceramic bypass capacitors.
■ Place the 10μF capacitor within 0.75 inches of the
power pin.
■ Place the 0.1μF capacitor within 0.1 inches of the
power pin.
■ If using DC-coupled outputs, use a large ground plane
to help dissipate heat.
■ Minimize all trace lengths to reduce series induc-
tances.
Output Interface
To obtain the highest quality output signal, place the
series termination resistor as close to the device output
pin as possible.
This greatly reduces the parasitic
capacitance and inductance effect on the output of the
driver. Place the series termination resistor less than 0.1
inches from the device pin, as shown in Figure 4.
Figure 4. 75
Ω Series Resistor 0.1 Inches from Pin
Figure 5 is the schematic representation of a video filter/
driver used in a system as the output driver to a media
device. In this case, the composite video signal is termi-
nated by the media device and the S-video output termi-
nations are open. It is very critical to have the series
termination resistors close to the output pins of the
device to minimize the effects of parasitic capacitance on
the filter output driver which may show up as noise on
the CV output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS6501MSA28 | IC VIDEO SW MATRIX 12X9 28SSOP |
| FMS6646MTC20X | IC DVR VID FILTER SD 6CH 20TSSOP |
| FMS6690MTC20 | IC FILTER LCVF SD/PS/HD 20TSSOP |
| FS6128-04G-XTP | IC CLOCK GEN PLL W/VCXO 8SOIC |
| FS6128-07-XTP | IC PLL CLK GEN W/VXCO 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS6410BCSX | 功能描述:視頻 IC DualChanlVidDrvr IntegrtFltr&compost RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS6410CS | 功能描述:視頻 IC Video Driver Dual Channel RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS6410CS_NL | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Channel Video Drivers with Integrated Filters |
| FMS6410CS_Q | 功能描述:視頻 IC Video Driver Dual Channel RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS6410CSX | 功能描述:視頻 IC Video Driver Dual Channel RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。