- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > Datasheet目錄38 > FAN4800ASNY (Fairchild Semiconductor)IC CTLR COMBO PFC/PWM 16-DIP Datasheet資料下載
參數(shù)資料
| 型號(hào)： | FAN4800ASNY |
| 廠商： | Fairchild Semiconductor |
| 文件頁(yè)數(shù)： | 15/19頁(yè) |
| 文件大?。?/td> | 860K |
| 描述： | IC CTLR COMBO PFC/PWM 16-DIP |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 模式： | 平均電流 |
| 頻率 - 開(kāi)關(guān)： | 240kHz ~ 268kHz |
| 電流 - 啟動(dòng)： | 30µA |
| 電源電壓： | 11 V ~ 26 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類(lèi)型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 16-DIP |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
?2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN4800AS/CS/01S/02S " Rev. 1.0.2
15
Two-Level PFC Function
To improve the efficiency, the system can reduce PFC
switching loss at low line and light load by reducing the
PFC output voltage. The two-level PFC output of the
FAN4801S/02S can be programmable.
As Figure 27 shows, FAN4801S/02S detect the voltage
of VEA and VRMS pins to determine if the system
operates low line and light load. At the second-level
PFC, there is a current of 20 礎(chǔ) through R
F2
from the
FBPFC pin. The second-level PFC output voltage can
be calculated as.
(
)
1 2
2
2
2.5
20
F F
F
F
R R
Output
V
A R
R
?/DIV>
+
E
?/DIV>
?/DIV>
(3)
For example, if the second-level PFC output voltage is
expected as 300 V and normal voltage is 387 V,
according to the equation, R
F2
is 28 k& R
F1
is 4.3 M&.
The programmable range of second level PFC output
voltage is 340 V ~ 300 V.
Figure 27. Two-Level PFC Scheme
Oscillator (RT/CT)
The oscillator frequency is determined by the values of
R
T
and C
T
, which determine the ramp and off-time of
the oscillator output clock:
/
/
1
RT CT
RT CT DEAD
f
t
t
=
+
(4)
The dead time of the oscillator is derived from the
following equation:
/
1
ln
3.8
RT CT
T
T
VREF
t
C R
VREF
?/DIV>
?/DIV>
=
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
(5)
at V
REF
=7.5 V and t
RT/CT
=C
T
x R
T
x 0.56.
The dead time of the oscillator is determined using:
2.8
360
7.78
DEAD
T
T
V
t
C
C
mA
=
?/DIV>
=
?/DIV>
(6)
The dead time is so small (t
RT/CT
>>t
DEAD
) that the
operating frequency can typically be approximated by:
/
/
1
RT CT
RT CT
f
t
=
(7)
Pulse Width Modulator (PWM)
The operation of the PWM section is straightforward,
but there are several points that should be noted.
Foremost among these is the inherent synchronization
of PWM with the PFC section of the device, from which
it also derives its basic timing. The PWM is capable of
current-mode or voltage-mode operation. In current-
mode applications, the PWM ramp (RAMP) is usually
derived directly from a current-sensing resistor or
current transformer in the primary side of the output
stage. It is thereby representative of the current flowing
in the converters output stage. I
LIMIT
, which provides
cycle-by-cycle current limiting, is typically connected to
RAMP in such applications. For voltage-mode operation
and certain specialized applications, RAMP can be
connected to a separate RC timing network to generate
a voltage ramp against which FBPWM is compared.
Under these conditions, the use of voltage feedforward
from the PFC bus can assist in line regulation accuracy
and response. As in current-mode operation, the I
LIMIT
input is used for output stage over-current protection.
No voltage error amplifier is included in the PWM stage,
as this function is generally performed on the output
side of the PWMs isolation boundary. To facilitate the
design of opto-coupler feedback circuitry, an offset has
been built into the PWMs RAMP input that allows
FBPWM to command a 0% duty cycle for input voltages
below typical 1.5 V.
PWM Cycle-by-Cycle Current Limiter
The ILIMIT pin is a direct input to the cycle-by-cycle
current limiter for the PWM section. Should the input
voltage at this pin exceed 1 V, the output flip-flop is reset
by the clock pulse at the start of the next PWM power
cycle. When the I
LIMIT
triggers the cycle-by-cycle bi-cycle
current, it limits the PWM duty cycle mode and the power
dissipation is reduced during the dead-short condition.
V
IN
OK Comparator
The V
IN
OK comparator monitors the DC output of the
PFC and inhibits the PWM if the voltage on FBPFC is
less than its nominal 2.4 V. Once the voltage reaches
2.4 V, which corresponds to the PFC output capacitor
being charged to its rated boost voltage, soft-start begins.
PWM Soft-Start (SS)
PWM startup is controlled by selection of the external
capacitor at soft-start. A current source of 10 礎(chǔ)
supplies the charging current for the capacitor and
startup of the PWM begins at 1.5 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FAN4800AUN | IC PWM/PFC CTLR COMBO 16-MDIP |
| FAN4800CUN | IC PWM/PFC CTLR COMBO 16-MDIP |
| FAN4802MY | IC PFC CTRLR AVERAGE CURR 16SOP |
| FAN4802SNY | IC CTLR PFC/PWM COMBO 16-PDIP |
| FAN6920MRMY | IC PWM CTLR PFC/QUASI-RES 16SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FAN4800AU | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:PFC/ PWM Controller Combination |
| FAN4800AUM | 功能描述:電流型 PWM 控制器 PFC + PWM Controller Combo RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)頻率:27 KHz 上升時(shí)間: 下降時(shí)間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN4800AUN | 功能描述:電流型 PWM 控制器 PFC + PWM Controller Combo RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)頻率:27 KHz 上升時(shí)間: 下降時(shí)間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN4800C | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:PFC/PWM Controller Combination |
| FAN4800CMY | 功能描述:電流型 PWM 控制器 PWM/PFC, Avg Curr 30uA SU, 2.6mA Op RoHS:否 制造商:Texas Instruments 開(kāi)關(guān)頻率:27 KHz 上升時(shí)間: 下降時(shí)間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。